Comparing Static And Dynamic Code Scheduling for Multiple-Instruction-Issue Processors

DMCA

Comparing Static And Dynamic Code Scheduling for Multiple-Instruction-Issue Processors (1991)

Cached

Download Links

Other Repositories/Bibliography

DBLP

by Pohua P. Chang , William Y. Chen , Scott A. Mahlke , Wen-mei W. Hwu

Venue:	In Proc. of the 24th International Symposium on Microarchitecture
Citations:	17 - 2 self

BibTeX

@INPROCEEDINGS{Chang91comparingstatic,
    author = {Pohua P. Chang and William Y. Chen and Scott A. Mahlke and Wen-mei W. Hwu},
    title = {Comparing Static And Dynamic Code Scheduling for Multiple-Instruction-Issue Processors},
    booktitle = {In Proc. of the 24th International Symposium on Microarchitecture},
    year = {1991},
    pages = {25--33}
}

OpenURL

Abstract

This paper examines two alternative approaches to supporting code scheduling for multiple-instruction-issue processors. One is to provide a set of non-trapping instructions so that the compiler can perform aggressive static code scheduling. The application of this approach to existing commercial architectures typically requires extending the instruction set. The other approach is to support out-of-order execution in the microarchitecture so that the hardware can perform aggressive dynamic code scheduling. This approach usually does not require modifying the instruction set but requires complex hardware support. In this paper, we analyze the performance of the two alternative approaches using a set of important nonnumerical C benchmark programs. A distinguishing feature of the experiment is that the code for the dynamic approach has been optimized and scheduled as much as allowed by the architecture. The hardware is only responsible for the additional reordering that cannot be performed...

Keyphrases

multiple-instruction-issue processor dynamic code alternative approach commercial architecture out-of-order execution important nonnumerical benchmark program non-trapping instruction additional reordering aggressive static code scheduling instruction set aggressive dynamic code scheduling complex hardware support dynamic approach distinguishing feature

DMCA