DMCA
Reconfigurable Instruction Set Processors: A survey (2000)
Cached
Download Links
- [homes.esat.kuleuven.be]
- [www.esat.kuleuven.ac.be]
- [www.scarpaz.com]
- [www.scarpaz.com]
- DBLP
Other Repositories/Bibliography
| Venue: | IEEE Transactions on Software Engineering |
| Citations: | 31 - 3 self |
BibTeX
@INPROCEEDINGS{Barat00reconfigurableinstruction,
author = {Francisco Barat and Murali Jayapala and Pieter Op De Beeck and Geert Deconinck},
title = {Reconfigurable Instruction Set Processors: A survey},
booktitle = {IEEE Transactions on Software Engineering},
year = {2000},
pages = {168--173}
}
Share
 |
 |
 |
 |
||
OpenURL
Abstract
Future interactive multimedia applications are characterized by a large variety of compression algorithms with highly parallel nested loops. It will not be efficient to design custom processors suitable for this wide range of applications due to the uncertainty on what is going to be executed. Instead, we must find ways to cope with such dynamic and compute intensive tasks. Reconfigurable instruction set processors can cope with this dynamism by specializing the hardware to the algorithm at hand at runtime. They achieve this thanks to a flexible fabric of coarse-grained processing elements that can be reconfigured to perform different complex algorithms. This paper analyzes the performance improvements obtained by such programmable structures and discusses some of the critical issues, such as reconfiguration times. 1
Keyphrases
reconfigurable instruction set processor large variety critical issue future interactive multimedia application programmable structure flexible fabric coarse-grained processing element parallel nested loop custom processor wide range compute intensive task performance improvement reconfigurable instruction different complex algorithm compression algorithm reconfiguration time
