An efficient relaxation-based test . . .

DMCA

An efficient relaxation-based test . . . (2006)

Cached

Download Links

[www.ccse.kfupm.edu.sa]

by Mustafa Imran Ali

Citations

155	Test Set Compaction Algorithms for Com-Binational Circuits - Hamzaoglu, Patel - 1998
147	LFSR-Coded Test Pattern for Scan Designs - Koenemann - 1991
122	Built-in Test for Circuits with Scan Based on Reseeding of Multiple-Polynomial Linear Feedback Shift Registers - Hellebrand, Rajski, et al. - 1995
122	On the Generation of Test Patterns for Combinational Circuits - Lee, Ha - 1993
97	Reducing Test Application Time for Full Scan Embedded Cores - Hamzaoglu, Patel - 1999
88	Scan Vector Compression/Decompression Using Statistical Coding - Jas, Ghosh-Dastidar, et al. - 1999
84	Test Volume and Application Time Reduction Through Scan Chain Concealment - Bayraktaroglu, Orailoglu - 2001
74	Embedded Deterministic Test - Rajski, Tyszer, et al. - 2004
65	Test Data Compression Using Dictionaries with Selective Entries and Fixed-Length Indices - Li, Chakrabarty, et al. - 2003
55	Reducing Test Data Volume Using LFSR Reseeding with Seed Compression - Krishna, Touba - 2002
54	Test Data Compression and Test Resource Partitioning for System-on-a-Chip Using Frequencydirected Run-length (FDR) Codes - Chandra, Chakrabarty - 2003
48	An Efficient Test Vector Compression Scheme Using Selective Huffman Coding - Jas, Gosh-Dastidar, et al. - 2003
48	Test Data Decompression for Multiple Scan Designs with Boundary Scan - Rajski, Tyszer, et al. - 1998
44	Testing ICs: Getting to the Core of the Problem - Murray, Hayes - 1996
44	Reducing Test Application Time Through Test Data Mutation Encoding - Reda, Orailoglu - 2002
42	Scan architecture with mutually exclusive scan segment activation for shift and capture-power reduction - Rosinger, Al-Hashimi, et al. - 2004
34	VariableLength Input Huffman Coding for System-on-a-Chip Test - Gonciari, Al-Hashimi, et al. - 2003
33	A Unified Approach to Reduce SOC Test Data Volume, Scan Power, and Testing Time - Chandra, Chakrabarty - 2003
29	Test Vector Encoding Using - Krishna, Jas, et al. - 2001
29	Using a Single Input to Support Multiple Scan Chains - Lee, Chen, et al. - 1998
28	Built-In Self Testing of Sequential Circuits Using Precomputed Test Sets - Iyengar, Chakrabarty, et al. - 1998
28	Multiscan-Based Test Compression and Hardware Decompression Using LZ77 - Wolff, Papachristou - 2002
27	RL-Huffman Encoding for Test Compression and Power Reduction in Scan Application - Nourani, Tehranipour - 2005
25	Packet-based Input Test Data Compression Techniques - Khoche, Volkerink, et al. - 2002
24	Nine-Coded Compression Technique for Testing Embedded Cores in SOCs - Tehranipoor, Nourani, et al. - 2005
24	Graph Coloring - Culberson
23	A Geometric-primitives-based Compression Scheme for Testing System-on-Chip - El-Maleh, Zahir, et al. - 2001
23	Concurrent Application of Compaction and Compression for Test Time and Data Volume Reduction in Scan Designs - Bayraktaroglu, Orailoglu - 2003
22	Extended Frequency-directed Run-length Codes with Improved Application to System-on-a-Chip Test Data Compres - El-Maleh, Al-Abaji - 2002
22	On reducing test data volume and test application time for multiple scan chain designs - Tang, Reddy, et al. - 2003
19	Data Compression for Multiple Scan Chains Using Dictionaries with Corrections - Wurtenberger, Tautermann, et al. - 2004
17	An optimal test compression procedure for combinational circuits - Hochbaum - 1996
16	An Efficient Test Relaxation Technique for Combinational & Full-Scan Sequential Circuits - El-Maleh, Al-Suwaiyan - 2002
15	ATPG padding and ATE Vector repeat per port for Reducing Test Data Volume - Vranken, Hapke, et al. - 2003
15	Broadcasting Test Patterns to Multiple Circuits - Lee, Chen, et al. - 1999
15	Testing VLSI with Random Access Scan - Ando - 1980
15	Test Set embedding for deterministic BIST Using a reconfigurable interconnection network - Li, Chakrabarty - 2004
14	Simultaneous Reduction in Volume of Test Data and Power Dissipation for System on-a-Chip - Rosinger, Gonciari, et al.
13	Efficient BIST TPG Design and Test Set Compaction via Input Reduction - Chen, Gupta - 1998
13	Circularscan: A Scan Architecture for Test cost Reduction - Arslan, Orailoglu - 2004
12	A reconfigurable Shared Scan-in Architecture - Samaranayake, Gizdarski, et al. - 2003
11	Random Access Scan: A solution to Test Power, Test Data Volume and Test Time - Baik, Kajihara, et al. - 2004
11	A Technique for High Ratio LZW Compression - Knieser, Wolff, et al. - 2003
11	Design of Built-In Test Generator Circuits Using Width Compression - Chakrabarty, Murray - 1998
11	Reducing Test Application Time for Built-in-Self-Test Test Pattern Generators - Hamzaoglu, Patel - 2000
11	Efficient Space/Time Compression to Reduce Test Data Volume and Testing Time for IP Cores - Li, Chakrabarty, et al. - 2005
11	An Efficient Parallel Fault Simulator for Synchronous Sequential Circuits - HOPE - 1996
10	A Random Access Scan Architecture to Reduce Hardware Overhead - Mudlapur, Agrawal, et al. - 2005
10	A Hybrid Coding strategy for optimized Test Data Compression - Wurtenberger, Tautermann, et al. - 2003
9	A Novel Scan Architecture for PowerEfficient Rapid Test - Sinanoglu, Orailoglu - 2002
9	Progressive Random Access Scan: A Simultaneous Solution to Test Power, Test Data Volume and Test Time - Baik, Saluja - 2005
9	System-on-a-Chip Data Compression and Decompression Architecture Based on Golomb Codes - Chandra, Chakrabarty - 2001
7	Achieving high Encoding Efficiency with partial dynamic LFSR Reseeding - Krishna, Jas, et al. - 2004
6	BIST-Aided Scan Test-A New Method for Test Cost Reduction - Hiraide, Boateng, et al. - 2003
6	Test cost Reduction Through a reconfigurable Scan Architecture - Arslan, Orailoglu - 2004
6	Enhancement of the Illinois Scan Architecture for Use with Multiple Scan Inputs - Shah, Patel - 2004
6	Reducing the Number of Specified Values Per Test Vector by Increasing the Test Set Size - Pomeranz, Reddy
5	Frugal Linear Network-based Test Decompression for Drastic Test Cost Reductions - Rao, Orailoglu, et al. - 2004
4	Fitting ATE Channels With Scan Chains: A Comparison Between a Test Data Compression Technique and Serial Loading of Scan Chains - Dalmasso, Flottes, et al. - 2006
4	A Token Scan Architecture for Low Power Testing - Huang, Lee - 2001
4	Cost-Effective Scan Architecture and a Test Application Scheme for Scan Testing with nonscan Power and Test Application cost. US Patent Application 20040153978 - Xiang, Sun, et al. - 2004
4	A Cocktail Approach on Random Access Scan Toward Low Power and High Efficiency Test - Lin, Lee, et al. - 2005
4	Compression/Scan Co-Design for Reducing Test Data Volume, Scan-in Power Dissipation and Test Application Time - Hu, Han, et al. - 2005
4	Evolutionary Optimization in Code-Based Test Compression - Polian, Czutro, et al. - 2005
4	Test Compression for Scan Circuits Using Scan Polarity Adjustment and Pinpoint Test Relaxation - Doi, Kajihara, et al. - 2005
4	Nozomu Togawa, Masao Yanagisawa, and Tatsuo Ohtsuki. Reducing Test Data Volume for Multiscan-based Designs Through Single Sequence Mixed Encoding - Shi, Kimura - 2004
4	Test Pattern Compression Using prelude vectors in fan-out Scan Chain with feedback Architecture - Oh, Kapur, et al. - 2003
4	Reconfigurable Linear Decompressors Using Symbolic Gaussian Elimination - Balakrishnan, Touba - 2005
4	Low Cost Test Vector Compression/Decompression Scheme for Circuits with a Reconfigurable Serial Multiplier - Dutta, Rodrigues, et al. - 2005
3	and Krishnendu Chakrabarty. Test Resource Partitioning for SOCs - Chandra - 2001
3	Test Vector Decomposition-Based Static Compaction Algorithms for Combinational Circuits - El-Maleh, Osais - 2003
3	A novel random access scan flip-flop design - Mudlapur, Agrawal, et al. - 2005
3	State-reuse Test Generation for Progressive Random Access Scan: Solution to Test Power, Application Time and Data Size - Baik, Saluja - 2005
3	Test Cost Reduction Using Partitioned Grid Random Access Scan - Baik, Saluja - 2006
3	Efficient Test-Data Compression for IP Cores Using Multilevel Huffman Coding - Kavousianos, Kalligeros, et al. - 2006
3	An Efficient Data-Independent Technique for Compressing Test Vectors in Systems-on-a-Chip - Ruan, Katti - 2006
3	An Efficient Test Vector Compression Technique Based on Block Merging - El-Maleh - 2006
3	Test Data Compression Based on inputoutput dependence - Pomeranz, Reddy - 2003
3	Scan data volume reduction using periodically alterable MUXs decompressor - Han, Li, et al. - 2005
3	A New Test Data Compression/Decompression Scheme to Reduce SOC Test Time - Jieyi, Jianhua, et al. - 2005
2	The History and Future of Scan Design. EETimes Online - Brisacher, Kapur, et al. - 2005
2	Next Generation Scan Synthesis - Kapur, Brisacher - 2005
2	Tadahiro Ohmi. A Method for Compressing Test Data Based on Burrows-Wheeler Transformation - Yamaguchi, Ha, et al.
2	Test Pattern Compression Saves Time and Bits. EE’05: Evaluation Engineering, pattern.asp - Lecklider - 2005
2	Adopting the Right Embedded Compression Solution. EE-Evaluation Engineering, www.evaluationengineering.com/archive/articles/0505 /0505adopting right.asp - Lange - 2005
2	Zainalabedin Navabi. Reducing Test Power, Time and Data Volume in soc Testing Using Selective trigger Scan Architecture - Sharifi, Hosseinabadi, et al. - 2003
2	Design for Testability-A Survery - Williams, Mercer - 1982
2	Application of Arithmetic Coding to Compression - Hashempour, Lombardi - 2005
2	Kohei Miyase, Seiji Kajihara, and Irith Pomeranz. On Test Data Volume Reduction for Multiple Scan Chain Designs - Reddy - 2002
2	MICRO: A New Hybrid Test Data Compression/Decompression Scheme - Chun, Kim, et al. - 2006
2	Haruhiko Takase. Test Data Compression Technique Using Selective don’tcare Identification - Hayashi, Yoshioka, et al. - 2004
2	Adit Shgh. Test Volume Reduction via Flip-Flop compatibility Analysis for balanced parallel Scan - Ashouei, Chatterjee - 2004
2	Nozomu Togawa, Shinji Kimura, Masao Yanagisawa, and Tatsuo Ohtsuki. Selective Low-Care Coding: A Means for Test Data Compression in Circuits with Multiple Scan Chains - Shi - 2006
2	Masao Yanagisawa, and Tatsuo Ohtsuki. FCSCAN: An Efficient Multiscan-Based Test Compression Technique for Test Cost Reduction - Shi, Togawa, et al. - 2006
2	Krishnendu Chakrabarty, Seiji Kajihara, and Shivakumar Swaminathan. Three-Stage Compression Approach to Reduce Test Data Volume and Testing Time for - Li - 2005