A Pipelined Memory Architecture for High Throughput Network Processors,” (2003)

by T Sherwood, G Varghese, B Calder
Venue:In Proc. of the 30th Intl. Symp. on Computer Architecture (ISCA),