Results 1  10
of
14
A 0.8 V asynchronous ADC for energy constrained sensing applications
 Proc. CICC
, 2008
"... AbstractThis paper discusses the design of an asynchronous analogtodigital converter targeted for lowpower sensing applications. The asynchronous sampling scheme will save power because it only samples the input signal when it is changing. The idea of using an adaptive resolution to increase th ..."
Abstract

Cited by 3 (0 self)
 Add to MetaCart
AbstractThis paper discusses the design of an asynchronous analogtodigital converter targeted for lowpower sensing applications. The asynchronous sampling scheme will save power because it only samples the input signal when it is changing. The idea of using an adaptive resolution to increase the maximum input frequency of the ADC is introduced. A prototype chip has been fabricated in a 0.18 µm CMOS process. Initial measurement results are presented.
A Miniature 2 mW 4 bit 1.2 GS/s DelayLineBased
"... Abstract—A delaylinebased analogtodigital converter for highspeed applications is introduced. The ADC converts the sampled input voltage to a delay that controls the propagation velocity of a digital pulse. The output digital code is generated based on the propagation length of the pulse in a f ..."
Abstract

Cited by 1 (0 self)
 Add to MetaCart
(Show Context)
Abstract—A delaylinebased analogtodigital converter for highspeed applications is introduced. The ADC converts the sampled input voltage to a delay that controls the propagation velocity of a digital pulse. The output digital code is generated based on the propagation length of the pulse in a fixed time window. The effects of quantization noise, jitter, and mismatch are discussed. We show that because of the averaging mechanism of the delayline, this structure is more power efficient in the presence of noise and mismatch in deep submicron CMOS. To show the feasibility of this approach, a 4 bit 1.2 GS/s ADC is designed and fabricated in 65 nm CMOS in an active area of 110 m 105 m. The measured INL and DNL of the ADC are below 0.8 bits and 0.5 bits and it achieves an SNDR of 20.4 dB at Nyquist rate. This delaylinebased ADC consumes 2 mW of power from a 1.2 V supply resulting in 196 fJ/conversion step without using any calibration or postprocessing. Index Terms—Analogtodigital converter, CMOS, delaycell, delayline, lowpower, scaling, timetodigital conversion.
Abstract MixedSignal Circuit Techniques
, 2012
"... This thesis investigates some of the practical issues related to the implementation of levelcrossing ADCs in nanometer CMOS. A levelcrossing ADC targeting minimum power is designed and measured. Three techniques to circumvent performance limitations due to the zerocrossing detector at the heart o ..."
Abstract
 Add to MetaCart
(Show Context)
This thesis investigates some of the practical issues related to the implementation of levelcrossing ADCs in nanometer CMOS. A levelcrossing ADC targeting minimum power is designed and measured. Three techniques to circumvent performance limitations due to the zerocrossing detector at the heart of the ADC are proposed and demonstrated: an adaptive resolution algorithm, an adaptive bias current algorithm, and automatic offset cancelation. The ADC, fabricated in 130 nm CMOS, is designed to operate over a 20 kHz bandwidth while consuming a maximum of 8.5 µW. A peak SNDR of 54 dB for this 8bit ADC demonstrates a key advantage of levelcrossing
FEEDFORWARD COMPENSATION TECHNIQUE FOR COMPARATOR DELAY DISPERSION FOR LEVELCROSSING ADCS
"... ..."
Digital Signal Processing Tracking the best level set in a levelcrossing analogtodigital converter
, 2013
"... In this paper, we investigate levelcrossing (LC) analogtodigital converters (ADC)s in a competitive algorithm framework. In particular, we study how the level sets of an LC ADC should be selected in order to track the dynamical changes in the analog signal for effective sampling. We introduce a ..."
Abstract
 Add to MetaCart
(Show Context)
In this paper, we investigate levelcrossing (LC) analogtodigital converters (ADC)s in a competitive algorithm framework. In particular, we study how the level sets of an LC ADC should be selected in order to track the dynamical changes in the analog signal for effective sampling. We introduce a sequential LC sampling algorithm asymptotically achieving the performance of the best LC sampling method which can choose both its LC sampling levels (from a large class of possible level sets) and the intervals (from the continuum of all possible intervals) that these levels are used based on observing the whole analog signal in hindsight. The results we introduce are guaranteed to hold in an individual signal manner without any stochastic assumptions on the underlying signal.
unknown title
"... Weight functions for signal reconstruction based on level crossings ..."
(Show Context)
Author manuscript, published in "SAMPTA'09 International Conference on Sampling Theory and Applications, Marseille: France (2009)" A fully nonuniform approach to FIR filtering
, 2010
"... We propose a FIR filtering technique which takes advantage of the possibility of using a very low number of samples for both the signal and the filter transfer function thanks to nonuniform sampling. This approach leads to a summation formula which plays the role of the discrete convolution for usu ..."
Abstract
 Add to MetaCart
(Show Context)
We propose a FIR filtering technique which takes advantage of the possibility of using a very low number of samples for both the signal and the filter transfer function thanks to nonuniform sampling. This approach leads to a summation formula which plays the role of the discrete convolution for usual FIR filters. Here the formula is much more complicated but it can be implemented and the evaluation of more elaborate expressions is compensated by the very low number of samples to process. 1.
Full Paper Asymptotic Effectiveness of the EventBased Sampling according to the Integral Criterion
"... Abstract: A rapid progress in intelligent sensing technology creates new interest in a development of analysis and design of nonconventional sampling schemes. The investigation of the eventbased sampling according to the integral criterion is presented in this paper. The investigated sampling sche ..."
Abstract
 Add to MetaCart
(Show Context)
Abstract: A rapid progress in intelligent sensing technology creates new interest in a development of analysis and design of nonconventional sampling schemes. The investigation of the eventbased sampling according to the integral criterion is presented in this paper. The investigated sampling scheme is an extension of the pure linear sendondelta/levelcrossing algorithm utilized for reporting the state of objects monitored by intelligent sensors. The motivation of using the eventbased integral sampling is outlined. The related works in adaptive sampling are summarized. The analytical closedform formulas for the evaluation of the mean rate of eventbased traffic, and the asymptotic integral sampling effectiveness, are derived. The simulation results verifying the analytical formulas are reported. The effectiveness of the integral sampling is compared with the related linear sendondelta/levelcrossing scheme. The calculation of the asymptotic effectiveness for common signals, which model the state evolution of dynamic systems in time, is exemplified.
Article Efficiency of EventBased Sampling According to Error Energy Criterion
, 2010
"... sensors ..."
(Show Context)
doi:10.1155/2008/513706 Research Article Adaptive Reference Levels in a LevelCrossing AnalogtoDigital Converter
"... Levelcrossing analogtodigital converters (LC ADCs) have been considered in the literature and have been shown to efficiently sample certain classes of signals. One important aspect of their implementation is the placement of reference levels in the converter. The levels need to be appropriately l ..."
Abstract
 Add to MetaCart
(Show Context)
Levelcrossing analogtodigital converters (LC ADCs) have been considered in the literature and have been shown to efficiently sample certain classes of signals. One important aspect of their implementation is the placement of reference levels in the converter. The levels need to be appropriately located within the input dynamic range, in order to obtain samples efficiently. In this paper, we study optimization of the performance of such an LC ADC by providing several sequential algorithms that adaptively update the ADC reference levels. The accompanying performance analysis and simulation results show that as the signal length grows, the performance of the sequential algorithms asymptotically approaches that of the best choice that could only have been chosen in hindsight within a family of possible schemes. Copyright © 2008 Karen M. Guan et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited. 1.