Verification of the generic architecture of a memory circuit using parametric timed automata (2006)

by R Chevallier, E Encrenaz-Tiphène, L Fribourg, W Xu
Venue:In Int. Conf. on Formal Modelling and Analysis of Timed Systems (FORMATS), volume 4202 of LNCS