Results 1 
7 of
7
Filter Design with Low Complexity Coefficients
"... We introduce a heuristic for designing filters that have low complexity coefficients, as measured by the total number of nonzeros digits in the binary or canonic signed digit (CSD) representations of the filter coefficients, while still meeting a set of design specifications, such as limits on frequ ..."
Abstract

Cited by 2 (0 self)
 Add to MetaCart
(Show Context)
We introduce a heuristic for designing filters that have low complexity coefficients, as measured by the total number of nonzeros digits in the binary or canonic signed digit (CSD) representations of the filter coefficients, while still meeting a set of design specifications, such as limits on frequency response magnitude, phase, and group delay. Numerical examples show that the method is able to attain very low complexity designs with only modest relaxation of the specifications. 1
Controller coefficient truncation using Lyapunov performance certificate
 In Proceedings of the European Control Conference
, 2007
"... We describe a method for truncating the coefficients of a linear controller while guaranteeing that a given set of relaxed performance constraints is met. Our method sequentially and greedily truncates individual coefficients, using a Lyapunov certificate, typically in linear matrix inequality (LMI) ..."
Abstract

Cited by 2 (1 self)
 Add to MetaCart
(Show Context)
We describe a method for truncating the coefficients of a linear controller while guaranteeing that a given set of relaxed performance constraints is met. Our method sequentially and greedily truncates individual coefficients, using a Lyapunov certificate, typically in linear matrix inequality (LMI) form, to guarantee performance. Numerical examples show that the method is surprisingly effective at finding controllers with aggressively truncated coefficients, that meet typical performance constraints. We give an example showing how the basic method can be extended to handle nonlinear plants and controllers. 1
DISCRETE WAVELET TRANSFORM WITH BALANCED PIPELINE STAGES
, 2016
"... A costerror optimized architecture for 9/7 ..."
(Show Context)
A COSTERROR OPTIMIZED ARCHITECTURE FOR 9/7 LIFTING BASED DISCRETE WAVELET TRANSFORM WITH BALANCED PIPELINE STAGES
"... Discrete Wavelet Transform (DWT) is increasingly recognized in image/video compression standards, as indicated by its use in JPEG2000. The lifting scheme algorithm is an alternative DWT implementation that has a lower computational complexity. In this paper, a new high performance liftingbased arch ..."
Abstract
 Add to MetaCart
(Show Context)
Discrete Wavelet Transform (DWT) is increasingly recognized in image/video compression standards, as indicated by its use in JPEG2000. The lifting scheme algorithm is an alternative DWT implementation that has a lower computational complexity. In this paper, a new high performance liftingbased architecture is presented for the 9/7 DWT engine. The proposed architecture has a balanced pipeline and improves both the computational error and hardware complexity for any given working frequency. In the proposed architecture, the constant coefficients are modified by introducing new variables to the conventional lifting structure to minimize hardware cost and computational error, imposed by quantization of coefficients. Simulation results indicate a quality improvement of up to 15 dB when compared to an architecture using the standard coefficients that has the same hardware cost and working frequency. Similarly, the hardware cost is reduced by about 20 % when both architectures deliver the same PSNR when operating at the same frequency. Index Terms — Discrete wavelet transform, Constant
Strutz and Rennert EURASIP Journal on Advances in Signal Processing 2012, 2012:75
"... Twodimensional integer wavelet transform with reduced influence of rounding operations ..."
Abstract
 Add to MetaCart
(Show Context)
Twodimensional integer wavelet transform with reduced influence of rounding operations
Optimal, Multiplierless Implementations of the Discrete Wavelet Transform For Image . . .
, 2004
"... The use of the discrete wavelet transform (DWT) for the JPEG2000 image compression standard has sparked interest in the design of fast, efficient hardware implementations of the perfect reconstruction filter bank used for computing the DWT. The accuracy and efficiency with which the filter coefficie ..."
Abstract
 Add to MetaCart
The use of the discrete wavelet transform (DWT) for the JPEG2000 image compression standard has sparked interest in the design of fast, efficient hardware implementations of the perfect reconstruction filter bank used for computing the DWT. The accuracy and efficiency with which the filter coefficients are quantized in a multiplierless implementation impacts the image compression and hardware performance of the filter bank. A high precision representation ensures good compression performance, but at the cost of increased hardware resources and processing time. Conversely, lower precision in the filter coefficients results in smaller, faster hardware, but at the cost of poor compression performance. In addition to filter coefficient quantization, the filter bank structure also determines critical hardware properties such as throughput and power consumption. This thesis
Novel Approach on Efficient Hardware Architecture for 2DDiscrete Wavelet Transforms
"... wavelet transform (2DDWT) architecture is proposed. Previous DWT architecture is mostly based on the modified weighted lifting scheme. In order to achieve a critical path with only one multiplier. Experimental measurement of design performance in terms of area, speed and power for 90nm Complementar ..."
Abstract
 Add to MetaCart
(Show Context)
wavelet transform (2DDWT) architecture is proposed. Previous DWT architecture is mostly based on the modified weighted lifting scheme. In order to achieve a critical path with only one multiplier. Experimental measurement of design performance in terms of area, speed and power for 90nm Complementary Metal Oxide Semiconductor (CMOS) implementation are presented, Results indicate that while BP design exhibit inherent speed advantages.DS design requires significantly fewer hardware resource with increased precision and DWT level.. In addition to the BP and DS design, a novel flexible DWT processor is presented, which supports run time and increase the performance of the DWT parameters.In this proposed approach were give an efficient hardware support to the VLSI architecture achieved by Weighted