An energy efficient cache design using Spin Torque Transfer (STT) RAM (2010)

by M Rasquinha, D Choudhary, S Chatterjee, S Mukhopadhyay, S Yalamanchili
Venue:In Proceedings of the International Symposium on Low Power Electronics and Design, ISLPED