Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs,” (2009)

by R Das, S Eachempati, A Mishra, V Narayanan, C Das
Venue:in High Performance Comp. Arch.,