Results 1 - 10 of 3,731

1 A Proposed Low-cost Architecture for a Novel Smart Whiteboard: the “Textbook-on-the-Wall ” project

by Van Belle Jean-paul
"... Abstract: This paper details a proposed project and technological architecture to develop a low-cost implementation of novel smart interactive whiteboard technology. It aims to provide a portable, user-friendly, maintenance-free large display of pre-loaded curriculum content in primary and secondary ..."
Abstract - Add to MetaCart
Abstract: This paper details a proposed project and technological architecture to develop a low-cost implementation of novel smart interactive whiteboard technology. It aims to provide a portable, user-friendly, maintenance-free large display of pre-loaded curriculum content in primary

Real-Time Algebraic Derivative Estimations Using a Novel Low-Cost Architecture Based on Reconfigurable Logic

by Rafael Morales, Julio Dondo Gazzano, Juan Carlos López, et al. - SENSORS , 2014
"... ..."
Abstract - Cited by 1 (0 self) - Add to MetaCart
Abstract not found

HIGH THROUGHPUT AND LOW COST ARCHITECTURE FOR THE FORWARD QUANTIZATION OF THE H.264/AVC VIDEO COMPRESSION STANDARD

by Felipe Sampaio, Daniel Palomino, Robson Dornelles, Luciano Agostini
"... This work presents a dedicated hardware design for the Forward Quantization Module (Q module) of the H.264/AVC Video Coding Standard, using optimized multipliers. The goal of this design is to achieve high throughput rates combined with low hardware consumption. The architecture was described in VHD ..."
Abstract - Add to MetaCart
. The designed architecture can be used in low power and low cost applications, since it can process high resolution in real time even with very low operation frequencies and with low hardware consumption. In the comparison with related works, the designed Q module achieves the best results of throughput

Achieving a Balanced Low-Cost Architecture for Mass Storage Management through Multiple Fast Ethernet Channels on the Beowulf Parallel Workstation

by Thomas Sterling, Donald J. Becker, Daniel Savarese, Michael R. Berry, Chance Reschke
"... Network-of-Workstations (NOW) seek to leverage commercial workstation technology to produce high performance computing systems at costs appreciably lower than parallel computers specifically designed for that purpose. The capabilities of technologies emerging from the PC commodity mass market are ra ..."
Abstract - Cited by 24 (0 self) - Add to MetaCart
are rapidly evolving to converge with those of workstations while at significantly lower cost. A new operating point in the price-performance design space of parallel system architecture may be derived through parallelism of PC subsystems. The Pile-of-PCs, PopC (pronounced "pop-see"), approach

Active Messages: a Mechanism for Integrated Communication and Computation

by Thorsten Von Eicken, David E. Culler, Seth Copen Goldstein, Klaus Erik Schauser , 1992
"... The design challenge for large-scale multiprocessors is (1) to minimize communication overhead, (2) allow communication to overlap computation, and (3) coordinate the two without sacrificing processor cost/performance. We show that existing message passing multiprocessors have unnecessarily high com ..."
Abstract - Cited by 1054 (75 self) - Add to MetaCart
communication costs. Research prototypes of message driven machines demonstrate low communication overhead, but poor processor cost/performance. We introduce a simple communication mechanism, Active Messages, show that it is intrinsic to both architectures, allows cost effective use of the hardware, and offers

VL2: Scalable and Flexible Data Center Network”,

by Albert Greenberg , James R Hamilton , Navendu Jain , Srikanth Kandula , Changhoon Kim , Parantap Lahiri , David A Maltz , Parveen Patel , Sudipta Sengupta - ACM SIGCOMM Computer Communication Review, , 2009
"... Abstract To be agile and cost e ective, data centers should allow dynamic resource allocation across large server pools. In particular, the data center network should enable any server to be assigned to any service. To meet these goals, we present VL, a practical network architecture that scales t ..."
Abstract - Cited by 461 (12 self) - Add to MetaCart
leverages proven network technologies, already available at low cost in high-speed hardware implementations, to build a scalable and reliable network architecture. As a result, VL networks can be deployed today, and we have built a working prototype. We evaluate the merits of the VL design using

The Case for a Single-Chip Multiprocessor

by Kunle Olukotun, Basem A. Nayfeh, Lance Hammond, Ken Wilson, Kunyung Chang - IEEE Computer , 1996
"... Advances in IC processing allow for more microprocessor design options. The increasing gate density and cost of wires in advanced integrated circuit technologies require that we look for new ways to use their capabilities effectively. This paper shows that in advanced technologies it is possible to ..."
Abstract - Cited by 440 (6 self) - Add to MetaCart
, the multiprocessor microarchitectnre outperforms the superscrdar architecture by a significant margin. Single-chip multiprocessor architectures have the advantage in that they offer localized imple-mentation of a high-clock rate processor for inherently sequential applications and low latency interprocessor

DIVA: A Reliable Substrate for Deep Submicron Microarchitecture Design

by Todd M. Austin - In Proc. 32nd Annual Intl. Symp. on Microarchitecture , 1999
"... Building a high-petformance microprocessor presents many reliability challenges. Designers must verify the correctness of large complex systems and construct implementations that work reliably in varied (and occasionally adverse) operating conditions. To&rther complicate this task, deep submicro ..."
Abstract - Cited by 374 (15 self) - Add to MetaCart
be dramatically reduced because designers need only veri ’ the correctness of the checker unit. We detail the DIVA checker architecture, a design optimized for simplicity and low cost. Using detailed timing simulation, we show that even resource-frugal DIVA checkers have little impact on core processor

Low-cost Multimedia in teaching

by At Massey University, Professor Chris Jesshope - Microelectronics Education, Kluwer Academic (London), ISBN , 2000
"... this paper we will demonstrate that this need not be the case. We will describe a 20 hour multimedia course in Advanced Computer Architecture that was developed by the author in less than 200 hours of preparation time (actually less than $10K). See (http://www-ist.massey.ac.nz/~crjessho/comp_arch). ..."
Abstract - Add to MetaCart
this paper we will demonstrate that this need not be the case. We will describe a 20 hour multimedia course in Advanced Computer Architecture that was developed by the author in less than 200 hours of preparation time (actually less than $10K). See (http

Low-cost communication for rural internet kiosks using mechanical backhaul

by A. Seth, D. Kroeker, M. Zaharia, S. Guo, S. Keshav - In MobiCom ’06: Proceedings of the 12th annual international conference on Mobile computing and networking , 2006
"... Rural kiosks in developing countries provide a variety of services such as birth, marriage, and death certificates, electricity bill collection, land records, email services, and consulting on medical and agricultural problems. Fundamental to a kiosk’s operation is its connection to the Internet. Ne ..."
Abstract - Cited by 112 (16 self) - Add to MetaCart
, application support, and security. We believe that this architecture not only meets the top-level goals of low cost and robustness, but also exposes fundamental architectural principles necessary for any such design. We also describe our experiences in implementing a prototype of this architecture.
Results 1 - 10 of 3,731