degree at the University of Washington, I agree that the Library shall make its copies freely available for inspection. I further agree that extensive copying of this dissertation is allowable only for scholarly purposes, consistent with "fair use " as prescribed in the U.S. Copyright Law. Requests for copying or reproduction of this dissertation may be referred to University Microfilms, 1490 Eisenhower Place, P.O. Box 975, Ann Arbor Michigan 48106, to whom the author has granted "the right to reproduce and sell (a) copies of the manuscript in microform and/or (b) printed copies of the manuscript made from microform."
|
801
|
How to Make a Multiprocessor Computer that Correctly Executes Multiprocess Programs
– Lamport
- 1979
|
|
637
|
Memory consistency and event ordering in scalable shared-memory multiprocessors
– Gharachorloo, Lenoski, et al.
- 1990
|
|
530
|
Implementation and performance of Munin
– Carter, Bennett, et al.
- 1991
|
|
487
|
The cache performance and optimizations of blocked algorithms
– LAM, ROTHBERG, et al.
- 1991
|
|
413
|
The Notion of Consistency and Predicate Locks in a Database System
– Eswaran, Gray, et al.
- 1976
|
|
409
|
Scheduler Activations: Effective Kernel Support for the User-Level Management of Parallelism
– Anderson, Bershad, et al.
- 1992
|
|
375
|
Algorithms for Scalable Synchronization on Shared-memory Multiprocessors
– Mellor-Crummey, Scott
- 1991
|
|
338
|
The Directory-Based Cache Coherence Protocol for the Dash Multiprocessor
– Lenoski
- 1990
|
|
274
|
Lockup-free instruction fetch/prefetch cache organisation
– Kroft
- 1981
|
|
264
|
Tolerating Latency Through SoftwareControlled Prefetching in Shared-Memory Multiprocessors
– Mowry, Gupta
- 1991
|
|
254
|
APRIL: a processor architecture for multiprocessing
– Agarwal, Lim, et al.
- 1990
|
|
253
|
Munin: Distributed Shared Memory Based on Type-Specific Memory Coherence
– Bennett, Carter, et al.
- 1990
|
|
236
|
Cooperating Sequential Processes
– DIJKSTRA
- 1968
|
|
224
|
Cache Coherence Protocols: Evaluation Using a Multiprocessor Simulation Model
– Archibald, Baer
- 1986
|
|
220
|
A New Solution to Coherence Problems in Multicache Systems
– Censier, Feautrier
- 1978
|
|
218
|
Dependence graphs and compiler optimizations
– Kuck, Kuhn, et al.
- 1981
|
|
207
|
Weak Ordering -- A New Def-inition
– Adve, Hill
- 1990
|
|
199
|
An effective on-chip preloading scheme to reduce data access penalty
– Baer, Chen
- 1991
|
|
198
|
The Performance of Spin Lock Alternatives for SharedMemory Multiprocessors
– Anderson
- 1990
|
|
197
|
LimitLESS Directories: A Scalable Cache Coherence Scheme,’’ Architecture Support for Programming Languages and Operating Systems-IV
– Chaiken, Kubiatowicz, et al.
- 1991
|
|
196
|
Memory access buffering in multiprocessors
– Dubois, Scheurich, et al.
- 1986
|
|
172
|
Architecture and applications of the HEP multiprocessor computer system
– Smith
- 1981
|
|
166
|
Midway: Shared Memory Parallel Programming with Entry Consistency for Dstributed Memory Multiprocessors
– Bershad, Zekauskas
- 1991
|
|
156
|
An architecture for software-controlled data prefetching
– Klaiber, Levy
- 1991
|
|
155
|
Cache Consistency and Sequential Consistency
– Goodman
- 1989
|
|
151
|
Reducing memory latency via nonblocking and prefetching caches
– Chen, Baer
- 1992
|
|
132
|
Performance evaluation of memory consistency models for shared-memory multiprocessors
– Gharachorloo, Gupta, et al.
- 1991
|
|
112
|
The DASH Prototype: Implementation and Performance
– Lenoski, Laudon, et al.
- 1992
|
|
111
|
Efficient and Correct Execution of Parallel Programs that Share Memory
– Shasha, Snir
- 1988
|
|
109
|
Comparative evaluation of latency reducing and tolerating techniques
– Gupta, Hennessy, et al.
- 1991
|
|
106
|
Two techniques to enhance the performance of memory consistency models
– Gharachorloo, Gupta, et al.
- 1991
|
|
105
|
A unified formalization of four shared-memory models
– Adve, Aggarwal
- 1993
|
|
103
|
Exporing the benefits of multiple hardware contexts in a multiprocessor architecture: Preliminary results
– Weber, Gupta
- 1989
|
|
91
|
Ultracomputers: A Teraflop Before its Time
– Bell
- 1992
|
|
88
|
Compiler-directed data prefetching in multiprocessors with memory hierarchies
– Gornish, Granston, et al.
- 1990
|
|
85
|
The Scalable Coherent Interface and Related Standards Projects
– Gustavson
- 1992
|
|
82
|
Eliminating false sharing
– Eggers, Jeremiassen
- 1991
|
|
77
|
The S/Net’s Linda kernel
– Carriero, Gelernter
- 1986
|
|
68
|
Dynamic Decentralized Cache Schemes for MIMD Parallel Processors
– Rudolph, Segall
- 1984
|
|
66
|
Directory-based cache coherence in large-scale multiprocessors
– Chaiken, Fields, et al.
- 1990
|
|
66
|
Reasoning About Parallel Architectures. Prentice-Hall
– Collier
- 1992
|
|
66
|
Techniques for efficient inline tracing on a shared-memory multiprocessor
– Keppel, Koldinger, et al.
- 1990
|
|
65
|
Lazy consistency for software distributed shared memory
– KELEHER, COX, et al.
- 1992
|
|
65
|
Synchronization without contention
– Mellor-Crummey, Scott
- 1991
|
|
63
|
The IBM research parallel processor prototype (RP3): Introduction and architecture
– PFISTER, BRANTLEY, et al.
- 1985
|
|
60
|
An Economical Solution to the Cache Coherence Problem
– Archibald, Baer
- 1984
|
|
60
|
Reducing Memory and Traffic Requirements for Scalable Directory-Based Cache Coherence Schemes
– Gupta, Weber, et al.
- 1990
|
|
58
|
Evaluating the performance of four snooping cache coherency protocols
– Eggers, Katz
- 1989
|
|
57
|
Hiding memory latency using dynamic scheduling in sharedmemory multiprocessors
– Gharachorloo, Gupta, et al.
- 1992
|
|
57
|
Two algorithms for barrier synchronization
– Hensgen, Finkel, et al.
- 1988
|
|
