The Reduction of Test-Time in VLIW-TTA Processors
Download:
by Vladimir A. Zivkovic, Hans G. Kerkhoff, Ronald J. W. T. Tangelder
http://www.stw.nl/programmas/prorisc/proc2000/../proc-2001/zivkovic.pdf
Add To MetaCart
Abstract:
Abstract – In this paper the implementation of the test
Citations
| 59 | Microprocessor Architectures from VLIW to TTA – Corporaal - 1997 |
| 32 | Wrapper Design for Embedded Core Test – Marinissen, Goel, et al. - 2000 |
| 5 | An Effective BIST Scheme for Datapaths – Gizopoulos, Paschalis, et al. - 1996 |
| 1 | et al., “Hardware/Software Codesign – Micheli, Sami - 1996 |
| 1 | The MPG manual”, the documentation of Laboratory of Computer – authors - 2000 |
| 1 | Design and Test Space Exploration in Transport-Triggered Architectures – Zivkovic, Kerkhoff |
| 1 | An Approach to Functional Testing of VLIW Architectures – Beardo, Bruschi, et al. - 2000 |
| 1 | DfT and BIST Techniques for the MOVE Architecture,” M.Sc Assignment – Hoek - 1999 |
| 1 | Computer-Aided Test Flow in Core-Based Design – Zivkovic, Kerkhoff |
| 1 | An Implementation for Test-Time Reduction – Zivkovic, Tangelder, et al. |
