Laura: leiden architecture research and exploration tool (2003) [11 citations — 6 self]
Abstract:
Abstract. At Leiden Embedded Research Center (LERC), we are building a tool chain called Compaan/Laura that allows us to map fast and efficiently applications written in Matlab onto reconfigurable platforms. In this chain, first the Matlab code is converted automatically to executable Kahn Process Network (KPN) specification. Then a tool called Laura accepts this specification and transforms the specification into design implementations described as synthesizable VHDL. In this paper, we present our methodology implemented in the Laura tool, to automatically convert KPNs to synthesizable VHDL code targeted for mapping onto FPGA-based platforms. With the help of Laura, a designer is able to either fast prototype signal processing and multimedia applications directly in hardware or to extract very fast valuable low-level quantitative implementation data such as performance in terms of clock cycles, time delays and silicon area. 1
Citations
| 735 | Identification of common molecular subsequences – Smith, Waterman - 1981 |
| 459 | Semantics of a Simple Language for Parallel Programming – Kahn - 1974 |
| 61 | YAPI: Application modeling for signal processing systems – Kock, Essink, et al. - 2000 |
| 59 | Constructing hardware/software systems from a single description – Page - 1996 |
| 59 | Bounded Scheduling of Process Networks – Parks |
| 39 | Deprettere, “Compaan: Deriving Process Networks from Matlab for Embedded Signal Processing Architectures – Kienhuis, Rijpkema, et al. |
| 16 | Algorithmic transformation techniques for efficient exploration of alternative application instances – Stefanov, Kienhuis, et al. - 2002 |
| 12 | A System for Synthesizing Optimized FPGA Hardware from – Haldar, Nayak, et al. - 2000 |
| 3 | 20 gflops qr processor on a xilinx virtex-e fpga – Walke, Smith - 2000 |
| 1 | Realizations of the extended linearization model in the compaan tool chain – Turjan, Kienhuis, et al. |
