Reto Zimmermann, Andreas Curiger, Heinz Bonnenberg, Hubert Kaeslin, Norbert Felber, Wolfgang Fichtner  Home/Search
Context
Related
| iis.ee.ethz.ch/~zi..._crypto_asic.ps.gz stud.ee.ethz.ch/~z..._crypto_asic.ps.gz Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: iis.ee.ethz.ch/~zimmi/ (more) From: stud.ee.ethz.ch/~zimmi/ (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: A VLSI implementation of the International Data Encryption Algorithm is presented. Security considerations led to novel system concepts in chip design including protection of sensitive information and on-line failure detection capabilities. BIST was instrumental for reconciling contradicting requirements of VLSI testability and cryptographic security. The VLSI chip implements data encryption and decryption in a single hardware unit. All important standardized modes of operation of block... (Update)
Active bibliography (related documents): More All
0.2: Tradeoffs in Parallel and Serial Implementations of the .. - Cheung, Tsoi, Leong.. (2001) (Correct)
0.2: A Bit-Serial Implementation of the International Data.. - Leong, Cheung, Tsoi.. (2000) (Correct)
0.2: CryptoBooster: A Reconfigurable and Modular.. - Mosanya.. (1999) (Correct)
Similar documents based on text: More All
1.0: A Proposal for a New Block Encryption Standard - Lai, Massey (1991) (Correct)
0.5: The Influence of Localized States on Gate Tunnel.. - Wettstein.. (1997) (Correct)
0.5: Charge Carrier Quantization Effects in Double-Gated.. - Wettstein, Schenk.. (1997) (Correct)
BibTeX entry: (Update)
@misc{ zimmermann-mbits,
author = "Reto Zimmermann and Andreas Curiger and Heinz Bonnenberg and Hubert Kaeslin
and Norbert Felber and Wolfgang Fichtner",
title = "A 177 Mbit/s VLSI Implementation of the International Data Encryption Algorithm",
url = "citeseer.ist.psu.edu/zimmermann93mbit.html" }
Citations (may not include all citations):202 Data Encryption Standard (context) - of, NBS - 1977
155 Differential cryptanalysis of DES-like cryptosystems - Biham, Shamir - 1991
103 A proposal for a new block encryption standard - Lai, Massey - 1990
88 Markov ciphers and differential cryptanalysis - Lai, Massey et al. - 1991
82 A signed binary multiplication technique (context) - Booth - 1951
25 A high-speed DES implementation for network applications - Eberle - 1992
11 Regular VLSI-architectures for multiplication modulo (context) - Curiger, Bonnenberg et al. - 1991
10 An introduction to contemporary cryptology (context) - Massey - 1988
8 VLSI implementation of a new block cipher (context) - Bonnenberg, Curiger et al. - 1991
1 A new and secure selftest scheme for block cipher implementa.. (context) - Bonnenberg, Curiger et al. - 1993
1 IEEE Design and Test (context) - Hafner, Ritter et al. - 1991
1 Secure Testing of VLSI Cryptographic Equipment (context) - Bonnenberg - 1993
1 Information technology -- modes of operation for an n-bit bl.. (context) - Organization - 1991
1 Telecommunications: General security requirements for equipm.. (context) - Processing, Publication - 1982
Documents on the same site (http://www.iis.ee.ethz.ch/~zimmi/): More
SHIVA: Correlator/Demodulator Chip for Direct-Sequence.. - Zimmermann, al. (1994) (Correct)
Computer Arithmetic: Principles, Architectures, and VLSI Design - Zimmermann (1999) (Correct)
Efficient VLSI Implementation of Modulo (2^n ± 1).. - Zimmermann (1999) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC