See this document in CiteSeerX!

A Unified Formal Model of ISA and FSMD (1995)  (Make Corrections)  (1 citation)
Jianwen Zhu, Daniel D. Gajski



  Home/Search   Context   Related

 
View or download:
uci.edu/~cad/publi...odes99_model.ps.gz
Cached:  PS.gz  PS  PDF   Image  Update  Help

From:  uci.edu/~cad/publications...INDEX (more)
(Enter author homepages)

Rate this article: (best)
  Comment on this article  
(Enter summary)

Abstract: In this paper, we develop a formal framework to widen the scope of retargetable compilation. The goal is achieved by the unification of architectural models for both the processor architecture and the ASIC architecture. This framework enables the unified treatment of code generation and behavioral synthesis, and is being used in our experimental codesign environment to drive system-on-a-chip synthesis from an object oriented language. 1 Introduction For billion-transistor chip design,... (Update)

Similar documents based on text:   More   All
0.3:   Qiang Xie and Daniel Gajski - January Center For   (Correct)
0.2:   Datapath Synthesis for a 16-bit Microprocessor - Yu, Gajski (2002)   (Correct)
0.2:   A Unified Formal Model of ISA and FSMD - Jianwen Zhu Daniel (1999)   (Correct)

BibTeX entry:   (Update)

J. Zhu, D.D. Gajski. A Unified Formal Model of ISA and FSMD. Technical Report ICS-98-44, University of California, Irvine. http://citeseer.ist.psu.edu/zhu95unified.html   More

@inproceedings{ zhuunified,
    author = "J. Zhu and D. D. Gajski",
    title = "A Unified Formal Model of {ISA} and {FSMD}",
    pages = "121--125",
    url = "citeseer.ist.psu.edu/zhu95unified.html" }
Citations (may not include all citations):
217   High Level Synthesis: Introduction to Chip and System Design (context) - Gajski, Dutt et al. - 1992
67   BURG---fast optimal instruction selection and tree parsing - Fraser, Henry et al. - 1992
66   ISDL: An Instruction Set Description Language for Retargetab.. - Hadjiyiannis, Hanono et al. - 1997
65   Expression: A Language for Architecture Exploration through .. - Halambi, Grun et al. - 1999
30   The New Jersey Machine-Code Toolkit - Ramsey, Fernandez - 1995
23   Retargetable Code Generation Based on Structural Processor D.. - Leupers, Marwedel - 1998
16   A Formal Model and Specification Language for Procedure Call.. - Bailey, Davidson
15   The MIMOLA Design System: Tools for the Design of Digital Pr.. (context) - Marwedel - 1984
9   Code Generation Using Tree Pattern Matching and Dynamic Prog.. (context) - Aho, Ganapathi et al. - 1989
9   Department of Electrical and Computer Engineering (context) - Gyllenhaal, Description et al. - 1994
8   Describing Instruction Sets using nML (context) - Fauth, Praet et al. - 1995
7   New VLSI Tools (context) - Gajski, Kuhn - 1983
3   Specifying Instructions' Semantics Using CSDL (context) - Ramsey, Davidson
2   Xerox Palo Alto Research Center (context) - Cattell, Machine et al. - 1979
1   A Unified Formal Model of ISA and FSMD - Zhu, Gajski

Documents on the same site (http://www.ics.uci.edu/~cad/publications/conferences/1995-99/INDEX.html):   More
Syntax and Semantics of the SpecC Language - Zhu, Dömer, Gajski (1997)   (Correct)
Soft Scheduling in High Level Synthesis - Jianwen Zhu Daniel (1998)   (Correct)
OpenJ: An Extensible System Level Design Language - Zhu, Gajski (1999)   (Correct)

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC