MetaCartSign in to MyCiteSeer

Include Citations | Advanced Search | Help

Include Citations | Advanced Search | Help

  Optimal sizing of high speed clock networks based on distributed RC and lossy transmission line models (1993) [11 citations — 5 self]

Download:
Download as a PDF | Download as a PS
by Qing Zhu, Wayne W. M, Dai Joe, G. Xi
In Proceedings of the IEEE International Conference on Computer Aided Design
ftp://ftp.cse.ucsc.edu/pub/tr/ucsc-crl-93-18.ps.Z
Add To MetaCart

Abstract:

We have proposed an efficient measure to reduce the clock skew by assigning the clock network with variable branch widths. This measure has long been used for "H" clock tree. This paper formulates the optimal sizing of a general clock network as an optimization problem which minimizes the clock skew in a feasible set of widths. This feasible set of branch widths is decided by the process technology and routing resources. The skew minimization problem is turned into a least-squares estimation problem, and a modified Gauss-Marquardt's method is then used to determine the optimal widths of clock branches. This optimization method combines the best features of the methods based on Taylor series and methods based on gradients. An efficient algorithm is also proposed that assigns the good initial widths especially for a clock tree which let the later optimization process converge much more quickly. Our method is very flexible and can handle the general clock network including loops. The clock network can exhibit distributed RC and lossy transmission line behaviors. The method employs a scattering-parameters based delay macromodel

Citations

333 Interconnections and Packaging for VLSI – Bakoglu, Circuits - 1990
242 An algorithm for least-squares estimation of nonlinear parameters – Marquardt - 1963
155 Signal delay in RC tree networks – Rubinstein, Penfield, et al. - 1983
105 Clock skew optimization – Fishburn - 1990
72 A first course in numerical analysis – Ralston, Rabinowitz - 1978
68 Performance-driven interconnect design based on distributed RC delay model – Cong, Leung, et al. - 1993
61 Exact zero skew – Tsay - 1991
46 Clock routing for high-performance ICs – JACKSON, SRINIVASAN, et al. - 1990
42 High-performance clock routing based on recursive geometric matching – KAHNG, CONG, et al. - 1990
39 Zero skew clock net routing – CHAO, HSU, et al. - 1992
29 A symmetric clock-distribution tree and optimized highspeed interconnections for reduced clock-skew – BAKOGLU, WALKER, et al. - 1986
20 Perfect-balance planar clock routing with minimal path-length – Zhu, Dai - 1992
18 A Survey of Optimization Techniques for Integrated Circuit Design – Brayton, Hachtel, et al. - 1981
18 RICE: Rapid Interconnect Circuit Evaluator – Ratzlaff, Gopal, et al. - 1991
13 S-Parameter Based Macro Model of Distributed-Lumped Networks Using Exponentially Decayed Polynomial Function – Liao, Dai, et al. - 1993
6 Introduction to Computer Methods for Microwave Circuit Analysis and Design. Artech House – Dobrowolski - 1991
4 Balancing Performance and Cost in CMOS-Based Thin Film Multichip Module – Frye - 1993
4 Properties of interconnection on silicon, sapphire, and semi-insulating gallium arsenide substrates. IEEETransactionson Electron Devices, ED-31:639--644 – Yuan, Lin, et al. - 1982
1 Highperformance clock distribution for cmos asics – Scherf - 1989
1 Effects of interconnections on submicron chip performance – Carter, Guise - 1984
1 Waveform relaxiation analysis of nonuniform lossy transmission lines characterized with frequency-dependent parameters – Chang - 1991