MetaCartSign in to MyCiteSeer

Include Citations | Advanced Search | Help

Include Citations | Advanced Search | Help

  Impact of switch architectures on the performance of multistage interconnection networks (1994) [4 citations — 3 self]

Download:
Download as a PDF | Download as a PS
by Bin Zhou, M. Atiquzzaman
IEEE TENCON: Region 10's Ninth Annual International Conference, Singapore
http://www.engr.udayton.edu/faculty/matiquzz/papers/bin-tencon-send.ps
Add To MetaCart

Abstract:

Switching elements in interconnection networks for highly parallel shared memory computer systems may be implemented with different internal buffer structures. A Multistage Interconnection Networks (MIN) consists of several stages of small crossbar switching elements (SEs). The aim of this paper is to study the performance of a multibuffered MIN with different SEs architecture, in the presence of uniform and nonuniform traffic. For the purpose of comparison, the throughput and the network delay have been used as the performance measures.

Citations

186 Hot-spot Contention and Combining in Multistage Interconnection Networks – Pfister, Norton - 1985
113 Performance of processor-memory interconnections for multiprocessors – Patel - 1981
92 Distributing Hot-Spot Addressing in LargeScale Multiprocessors – Yew, Tzeng, et al. - 1987
23 Sohi,“The Use of Feedback in Multiprocessors and Its Application to Tree Saturation Control – Scott, S - 1990
22 Performance of Buffered Banyan Networks under Nonuniform Traffic Patterns – Kim, Leon-Garcia - 1990
18 Effect of non-uniform traffic on the performance of unbuffered multistage interconnection networks – Atiquzzaman, Akhtar - 1994
11 Effect of hot spots on the performance of multistage interconnection networks – Atiquzzaman, Akhtar - 1992
11 Performance of output-multibuffered multistage interconnection networks under general traffic patterns – Zhou, Atiquzzaman - 1994
5 A Markov-modulated Bernoulli process approximation for the analysis of banyan networks – Meliksetian, Chen - 1993
3 Improved performance model of multibuffered multistage interconnection network under general traffic patterns – Zhou, Atiquzzaman - 1994
1 S.R.Dickey, "Performance analysis of clock- regulated queues with output multiplexing in three different 2 \Theta 2 crossbar switch architectues – Percus - 1992