Wenjiang Zhou, Chuang Lin, Yin Li, Zhangxi Tan  Home/Search
Context
Related
| tsinghua.edu.cn/~xtan/pdf...ftdcs03.pdf Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: tsinghua.edu.cn/~xtan/ (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: Network processor is a kind of programmable processor performing network computing with special design and optimization. It can be viewed as a tight-coupled multiprocessor system due to its architecture of multiple in-chip processors, high-speed buses and other function components. The design and development of networking systems using network processors is an emerging field that offers numerous challenges and opportunities. This paper provides the design and implementation of queue management... (Update)
Active bibliography (related documents): More All
0.3: Schedulability Criterion and Performance Analysis of.. - Li, Knightly (2001) (Correct)
0.2: Embedded Computational Elements in Extensible Routers - Karlin (2003) (Correct)
0.2: Telecommunication Systems 14 (2000) 291--309 291.. - Jeong Won Heo (2002) (Correct)
Similar documents based on text: More All
0.4: Approximate Performance Analysis of Web Services Flow.. - Tan, Lin, Yin, Hong, Zhu (2004) (Correct)
0.1: A Novel Multiple Time Scale Congestion Control Scheme.. - Yin, Lin, Cui, Huang.. (2004) (Correct)
0.1: Unknown - Technology Journal Network (2002) (Correct)
BibTeX entry: (Update)
@misc{ zhou-queue,
author = "Wenjiang Zhou and Chuang Lin and Yin Li and Zhangxi Tan",
title = "Queue Management for QoS Provision Build on Network Processor",
url = "citeseer.ist.psu.edu/zhou03queue.html" }
Citations (may not include all citations):139 Efficient fair queueing Using deficit round-robin (context) - Shreedhar, Varghese - 1996
39 Building a robust software-based router using network proces.. - Spalink, Karlin et al. - 2001
30 Characterizing processor architectures for programmable netw.. - Crowley, Fiuczynski et al. - 2000
27 Implementing scheduling algorithms in high-speed networks - Stephens, Bennett et al. - 1999
18 Evaluating network processors in IP forwarding - Spalink, Karlin et al. - 2000
16 Design space exploration of network processor architectures - Thiele, Chakraborty et al. - 2002
13 Linear-complexity algorithms for QoS support in input-queued.. - Kam, Siu - 1999
11 Design tradeoffs for embedded network processors - Wolf, Franklin et al. - 2000
4 IBM PowerNP NPGS Network Processor Solution Product Overview (context) - IBM, GS et al. - 2001
4 Comparison of buffer allocation schemes in ATM switched: com.. (context) - Causey, Kim - 1994
3 Achieving End-to-end Delay Bounds by EDF Scheduling without .. - Zhu, Zhuang et al. - 2001
1 IXP1200 Hardware Reference Manual (context) - Corporation - 2000
1 Programming using IXP (context) - Corporation
1 Random early detection gateways for congestion control (context) - Floyd, Jacobson - 1993
Documents on the same site (http://qos.cs.tsinghua.edu.cn/~xtan/): More
Approximate Performance Analysis of Web Services Flow.. - Tan, Lin, Yin, Hong, Zhu (2004) (Correct)
A Novel Multiple Time Scale Congestion Control Scheme.. - Yin, Lin, Cui, Huang.. (2004) (Correct)
Optimization and Benchmark of Cryptographic . . . - Tan, al. (2004) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC