MetaCartSign in to MyCiteSeer

Include Citations | Advanced Search | Help

Include Citations | Advanced Search | Help

  Conformance and mirroring for timed asynchronous circuits (2001) [2 citations — 2 self]

Download:
Download as a PDF | Download as a PS
by Bin Zhou, Tomohiro Yoneda, Bernd-holger Schlinglo
Proc. of ASP-DAC’01
http://www.informatik.uni-bremen.de/~hs/Publikationen/2000_ASPDAC_Zhou-Yoneda-Schlingloff_Conformance-and-Mirroring-for-Timed-Asynchronous-Circuits.ps
Add To MetaCart

Abstract:

Abstract { Conformance has been used as a correctness criterion for asynchronous circuits. In the case of untimed systems, conformance of an implementation to a specication is equivalent to the failurefreeness between the implementation and the mirror of the specication. For bounded-delay systems, in general this property does not hold. In this paper, we de ne various notions of failure and examine whether the above propery holds or not. We then discuss alternative eective algorithms for conformance checking of bounded-delay asynchronous circuits.

Citations

233 A stubborn attack on state explosion – Valmari - 1991
230 Trace Theory for Automatic Hierarchical Veri cation of Speedindependent Circuits – Dill - 1989
32 Verification of timed systems using POSETs – Belluomini, Myers - 1998
13 Verification of asynchronous circuits by BDD-based model checking of Petri nets – Roig, Cortadella, et al. - 1995
9 Ecient veri of parallel real{time systems – Yoneda, Schlinglo - 1997
8 Verification of bounded delay asynchronous circuits with timed traces – Yoneda, Zhou, et al. - 1999
5 Timed trace theoretic veri using partial order reduction – Yoneda, Ryu - 1999
4 Automatic veri of timed circuits – Rokicki, Myers - 1994
4 Th.: Correctness Analysis of an Embedded Controller – Schlinglo, Meyer, et al. - 1999
4 Verification of asynchronous circuits with bounded delay model – Zhou, Yoneda - 1999
2 Yoshikawa,Using partial orders for trace theoretic veri of asynchronous circuits – Yoneda, T - 1996
1 Model checking. In: Handbook of Automated Deduction – Clarke, Schlinglo - 2000
1 VERDECT: A veri for Asynchronous Circuits – Ebergen, Berks - 1995
1 Trace theoretic veri of asynchronous circuits using unfoldings, Computer aided veri – McMillan - 1995
View or Download | Add to My Collection | Correct Errors