(Enter summary)
Abstract: In this paper, we propose an approach for the analysis of power
supply noise in the frequency domain for power/ground (P/G) networks
of tree topologies. We model the P/G network as a linear
time invariant (LTI) pseudo-distributed RLC network and the
gates (or cells) as time-varying current sources. Voltage fluctuation
caused by the switching events is calculated based on the effective
impedances seen by the corresponding current sources and the
spatial correlation between the nodes of the power ... (Update)
Similar documents based on text: More All
1.2: Estimation of Inductive and Resistive Switching Noise on.. - Shiyou Zhao Kaushik (2000)
(Correct)
0.8: Decoupling Capacitance Allocation for Power Supply Noise.. - Zhao, Roy, Koh (2001)
(Correct)
0.6: Decoupling Capacitance Allocation and Its Application to.. - Zhao, Roy, Koh (2001)
(Correct)
BibTeX entry: (Update)
S. Zhao, K. Roy and C-K Koh, "Frequency Domain Analysis of Switching Noise on Power Supply Network," in Proc. IEEE ICCAD, pp. 487-492, Nov. 2000. http://citeseer.ist.psu.edu/zhao00frequency.html More
@misc{ zhao00frequency,
author = "S. Zhao and K. Roy and C. Koh",
title = "Frequency Domain Analysis of Switching Noise on Power Supply Network",
text = "S. Zhao, K. Roy and C-K Koh, Frequency Domain Analysis of Switching Noise
on Power Supply Network, in Proc. IEEE ICCAD, pp. 487-492, Nov. 2000.",
year = "2000",
url = "citeseer.ist.psu.edu/zhao00frequency.html" }
Citations (may not include all citations):
3972
Introduction to Algorithms (context) - Cormen, Leiserson et al. - 1990
67
Digital Integrated Circuits (context) - Rabaey - 1996
56
Digital Signal Processing (context) - Proakis, Manolakis - 1996
16
Delay Analysis of Series-Connected MOSFET Circuits (context) - Sakurai, Newton - 1991
14
Hierarchical Analysis of Power Distribution Network
- Zhao, Panda et al. - 2000
11
Saunders College Publishing (context) - Strang, Algebra et al. - 1988
11
Fast Power Grid Simulation
- Nassif, Kozhaya - 2000
9
Analysis of Ground Bounce in Deep-Submicron Circuits (context) - Chang, Gupta et al. - 1997
9
Estimation of Maximum Power Supply Noise for Deep Sub-Micron..
- Jiang, Cheng et al. - 1998
4
Estimation of Inductive and Resistive Switching Noise on Pow..
- Zhao, Roy et al. - 2000
2
Chip Decoupling Capacitor Optimization for high-performance .. (context) - Chen, Schuster - 1995
2
Topology Optimization Techniques for Power/Ground Networks i.. (context) - Erhard, Johannes et al. - 1992
1
IR-Drop Analysis and Signal Net Noise Analysis (context) - Cong - 1997
1
Power Supply Analysis Methodology for Deep-Submicron VLSI Ch.. (context) - Chen, Ling - 1997
Documents on the same site (http://dynamo.ecn.purdue.edu/~chengkok/work.html): More
Simultaneous Buffer and Wire Sizing for Performance and.. - Cong, Koh, Leung (1996)
(Correct)
Power Minimization by Simultaneous Dual-V Assignment and.. - Wei, Roy, Koh
(Correct)
Exploring SOI Device Structures and Interconnect.. - Zhang, Roy, Koh, Janes (2001)
(Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC