MetaCartSign in to MyCiteSeer

Include Citations | Advanced Search | Help

Include Citations | Advanced Search | Help

  Architectural adaptation for application-specific locality optimizations (1997) [15 citations — 3 self]

Download:
Download as a PDF | Download as a PS
by Xingbin Zhang, Xingbin Zhang, Ali Dasdan, Ali Dasdan, Martin Schulz, Martin Schulz, Rajesh K. Gupta, Rajesh K. Gupta, Andrew A. Chien, Andrew A. Chien
In Proceedings of the 1997 IEEE International Conference on Computer Design
http://www.ics.uci.edu/~iesag/pubs/trs/dasdan-tr97-9.ps.gz
Add To MetaCart

Abstract:

We propose a machine architecture that integrates programmable logic into key components of the system with the goal of customizing architectural mechanisms and policies to match an application. This approach presents an improvement over traditional approach of exploiting programmable logic as a separate co-processor by preserving machine usability through software and over traditional computer architecture by providing application-specific hardware assists. We present two case studies of architectural customization to enhance latency tolerance and efficiently utilize network bisection on multiprocessors for sparse matrix computations. We demonstrate that using application-specific hardware assists and policies can provide substantial improvements in performance on a per application basis. Based on these preliminary results, we propose that an application-driven machine customization provides a promising approach to achieve high performance and combat performance fragility. 1

Citations

680 Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and – Jouppi - 1990
259 High-Level Synthesis: Introduction to Chip and System Design – Gajski, Dutt, et al. - 1992
207 Hardware-Software Cosynthesis for Microcontrollers – Ernst, Henkel, et al. - 1993
197 Hardware-software cosynthesis for digital systems – Gupta, DeMicheli - 1993
166 MINT: A Front End for Efficient Simulation of Shared-Memory Multiprocessors – Veenstra, Fowler - 1994
128 iWarp, an integrated solution to highspeed parallel computing – Borkar, Cohn, et al. - 1988
108 Co-Synthesis of Hardware and Software for Digital Embedded Systems – Gupta - 1995
89 Supporting Systolic and Memory Communication in iWarp – Borkar, Cohn, et al. - 1990
70 Computer technology and architectures: An evolving interaction – Hennessy, Jouppi - 1991
54 Informing Memory Operations: Providing Memory Performance Feedback – Horowitz - 1996
41 Architecture of a Message-Driven Processor – Dally - 1987
36 Hardwarec - a language for hardware design (version 2.0 – Ku, Micheli - 1990
28 Design of a Self-Timed VLSI Multicomputer Communication Controller – Dally, Song - 1987
19 MORPH: A System Architecture for Robust High Performance Using Customization – Chien, Gupta - 1996
18 Evaluation of mechanisms for fine-grained parallel programs – Spertus, Goldstein, et al. - 1993
17 Speeding up Irregular Applications in Shared-Memory Multiprocessors: Memory Binding and Group Prefetching – Zhang, Torrellas - 1995
16 Let's Route Packets Instead of Wires – Seitz - 1990
7 The design and performance evaluation of the DI-multicomputer – Choi, Chien - 1996
7 The message driven processor: an integrated multicomputer processing element – Dally, Chien, et al. - 1992
7 Summary of the architecture group findings – Kogge - 1996
5 Rapid Architectural Design and Validation Using Program-Driven Simulations – Chien, Dasdan, et al. - 1996
4 An Efficient Implementation of Reactivity – Liao, Tjiang, et al. - 1997