Lixin Zhang, Zhen Fang, John B. Carter, Mike Parker  Home/Search
Context
Related
| utah.edu/techreports/...UUCS04009.pdf Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: utah.edu/techreports/ (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: We are rapidly approaching a time when large-scale shared memory supercomputers will have remote memory latencies measured in the thousands of cycles and cross-section bandwidth will be a limiting performance factor. For these machines to scale, mechanisms that minimize interprocessor communication will be essential. We propose one such mechanism, active memory, which allows operations to be sent to and executed on the home memory controller of particular data items. Performing the operations... (Update)
Active bibliography (related documents): More All
0.5: Fast Multi-Threading on Shared Memory Multiprocessors - Cordina (2000) (Correct)
0.5: Memory System Technologies for Future High-End.. - McKee, de Supinski.. (2003) (Correct)
0.3: SmartApps, an Application Centric Approach to High .. - Dang, Garzaran.. (Correct)
Similar documents based on text: More All
0.3: Resume - Mathew (Correct)
0.3: A Comparison of Online Superpage Promotion Mechanisms - Fang, Zhang (1999) (Correct)
0.2: The Impulse Memory Controller - Lixin Zhang Zhen (2001) (Correct)
BibTeX entry: (Update)
@misc{ zhang-preliminary,
author = "Lixin Zhang and Zhen Fang and John B. Carter and Mike Parker",
title = "Preliminary Investigation of Active Memory Operations",
url = "citeseer.ist.psu.edu/zhang04preliminary.html" }
Citations (may not include all citations):222 The SGI Origin: A ccNUMA highly scalable server (context) - Laudon, Lenoski - 1997 DBLP
222 MIPS RISC Architecture (context) - Kane, Heinrich - 1992 ACM
197 The performance of spin lock alternatives for shared-memory .. (context) - Anderson - 1990
58 Synchronization and communication TE multiprocessor - Synchronization, the et al. - 1996
56 A case for Intelligent RAM: IRAM - Patterson, Anderson et al. - 1997
48 Algorithms for scalable synchronization on shared-memory mul.. (context) - Mellor-Crummey, Scott - 1991 ACM DBLP
41 The PowerPC Architecture: A Specification for a New Family o.. (context) - May, Silha et al. - 1994
20 A simulation study of the Cray X-MP memory system (context) - Cheung, Smith - 1986 ACM DBLP
18 Active pages: A model of computation for intelligent memory (context) - Oskin, Chong et al. - 1998
8 Alpha architecture handbook (context) - Corporation - 1998
4 The NYU multicomputer - designing a MIMD shared-memory paral.. (context) - Gottlieb, Grishman et al. - 1983
3 Architectural support for parallel reductions in scalable sh.. - Garzaran, Prvulovic et al. - 2001 ACM DBLP
2 Mapping irregular appilcations to DIVA (context) - Hall, Kogge et al. - 1999
2 contention-free combining tree barriers for shared memory mu.. (context) - Scott, Mellor-Crummey - 1994
1 Scalable collective communication on the ASCI Q machine - Petrini, Fernandez et al. - 2003
1 High productivity computing systems (context) - Graybill
1 The architecture and operating system implications on the pe.. (context) - Nikolopoulos, Papatheodorou - 2001
1 MITRE and MIT Lincoln Laboratory (context) - Koester, Kepner et al. - 2003
http://www.intel.com/design/itanium2/manuals/25111001.pdf
Documents on the same site (http://www.cs.utah.edu/techreports/): More
Instrumented Sensor System - Practice - Dekhil, Henderson (1997) (Correct)
Notes on Thread Models in Mach3.0 - Ford, Hibler, Lepreau (1993) (Correct)
A Fast Parallel Squarer Based on Divide-and-Conquer - Yoo, Smith, Gopalakrishnan (1995) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC