Download:
by Qiushuang Zhang, Ian G. Harris
http://www.ecs.umass.edu/ece/testlab/././pubdir/itc01funct.pdf
Add To MetaCart
Abstract:
The violation of timing constraints on signals within a complex system can create timing-induced functional errors which alter the value of output signals. These errors are not detected by traditional functional validation approaches because functional validation does not consider signal timing. Timing-induced functional errors are also not detected by traditional timing analysis approaches because the errors may affect output data values without affecting output signal timing. A timing fault model, the Mis-Timed Event (MTE) fault model, is proposed to model timinginduced functional errors. The MTE fault model formulates timing errors in terms of their effects on the lifespans of the signal values associated with the fault. We use several examples to evaluate the MTE fault model. MTE fault coverage results shows that it efficiently captures an important class of errors which are not targeted by other metrics. I.
Citations
|
311
|
Software Testing Techniques
– Beizer
- 1990
|
|
211
|
Selecting software test data using data flow information
– Rapps, Weyuker
- 1985
|
|
147
|
An applicable family of data flow testing criteria
– Frankl, Weyuker
- 1988
|
|
96
|
A data flow oriented program testing strategy
– Laski, Korel
- 1983
|
|
81
|
A Fortran language system for mutation-based software testing
– King, Offutt
- 1991
|
|
74
|
Weak mutation testing and completeness of test sets
– Howden
- 1982
|
|
67
|
A formal evaluation of data flow path selection criteria
– Clarke, Podgurski, et al.
- 1989
|
|
61
|
Algorithms for Interface Timing Verification
– McMillan
|
|
56
|
A Comparison of Some Structural Testing Strategies
– Ntafos
- 1988
|
|
47
|
as Components: Principles of Embedded Computer System Design
– Wolf
- 2000
|
|
36
|
Observability-based code coverage metric for functional simulation
– Devadas, Ghosh, et al.
- 1996
|
|
35
|
An experimental determination of sufficient mutant operators
– Offutt, Lee, et al.
- 1996
|
|
31
|
Simulation Vector Generation from HDL Descriptions for Observability-Enhanced Statement Coverage
– Fallah, Ashar, et al.
- 1999
|
|
27
|
Logic Verification via Test Generation
– Abadir, Ferguson, et al.
- 1988
|
|
26
|
Functional Vector Generation for HDL Models Using Linear Programming and
– Fallah, Devadas, et al.
- 1998
|
|
26
|
User Defined Coverage – A Tool Supported Methodology for
– Grinwald, Harel, et al.
|
|
23
|
Generation of design verification tests from behavioral vhdl programs using path enumeration and constraint programming
– Vemuri, Kalyanaraman
- 1995
|
|
16
|
Toward Formalizing a Validation Methodology Using Simulation Coverage
– Gupta, Malik, et al.
- 1997
|
|
15
|
Approximate algorithms for time separation of events
– Chakraborty, Dill
- 1997
|
|
14
|
Efficient Algorithms for Interface Timing Verification
– Yen, Casavant
|
|
13
|
From specification validation to hardware testing: A unified method
– Hayek, Robach
- 1996
|
|
11
|
Rate derivation and its applications to reactive, real-time embedded systems
– Dasdan, Ramanathan, et al.
- 1998
|
|
7
|
A TimingDriven Design and Validation Methodology for Embeded Real-Time Systems
– Dasdan, Ramanathan, et al.
- 1998
|
|
7
|
Fault-simulation based design error diagnosis for sequential circuits
– Huang, Cheng, et al.
- 1998
|
|
6
|
A data flow fault coverage metric for validation of behavioral hdl descriptions
– Zhang, Harris
- 2000
|
|
5
|
Design validation: Comparing theoretical and empirical results of design error modeling
– Kang, Szygenda
- 1994
|
|
4
|
A domain coverage metric for the validation of behavioral vhdl descriptions
– Zhang, Harris
- 2000
|
