See this document in CiteSeerX!

Compiler Optimization of Value Communication for Thread-Level Speculation (2005)  (Make Corrections)  
Antonia Zhai



  Home/Search   Context   Related

 
View or download:
cmu.edu/anon/2005/CMUCS05103.ps
Cached:  PS.gz  PS  PDF   Image  Update  Help

From:  cmu.edu/anon/2005/ (more)
(Enter author homepages)

Rate this article: (best)
  Comment on this article  
(Enter summary)

Abstract: In the context of Thread-Level Speculation (TLS), inter-thread value communication is the key to e#cient parallel execution. From the compiler 's perspective, TLS supports two forms of inter-thread value communication: speculation and synchronization. Speculation allows for maximum parallel overlap when it succeeds, but becomes costly when it fails. (Update)

Active bibliography (related documents):   More   All
1.4:   Compiler Optimization of Scalar Value Communication.. - Zhai, Colohan.. (2002)   (Correct)
1.4:   Hardware Support for Thread-Level Speculation - Steffan (2003)   (Correct)
1.1:   Compiler Optimization of Memory-Resident Value.. - Zhai, Colohan.. (2004)   (Correct)

Similar documents based on text:
5.0:   Unknown -   (Correct)

BibTeX entry:   (Update)

@misc{ zhai-compiler,
  author = "Antonia Zhai",
  title = "Compiler Optimization of Value Communication for Thread-Level Speculation",
  url = "citeseer.ist.psu.edu/zhai05compiler.html" }
Citations (may not include all citations):
407   Trace scheduling: A technique for global microcode compactio.. (context) - Fisher - 1981  DBLP
318   IEEE Transactions on Software Engineering (context) - Weiser - 1984
299   Dependence Analysis for Supercomputing (context) - Banerjee - 1988  ACM
269   Multiscalar processors - Sohi, Breach et al. - 1995  ACM   DBLP
190   Value locality and load value prediction - Lipasti, Wilkerson et al. - 1996  ACM   DBLP
160   IMPACT: An architectural framework for multiple-instructioni.. - Chang, Mahlke et al. - 1991
159   The LRPD test: Speculative run-time parallelization of loops.. - Rauchwerger, Padua - 1999  DBLP
136   Parallel programming with polaris (context) - Blume, Doallo et al. - 1996  ACM   DBLP
136   superscalar microprocessor (context) - Yeager - 1996
130   A VLIW architecture for a trace scheduling compiler (context) - Colwell, Nix et al. - 1988  ACM   DBLP
125   Trace processors - Rotenberg, Jacobson et al. - 1997  ACM   DBLP
104   Lazy code motion - Knoop, Ruthing  ACM   DBLP
102   Dynamic speculation and synchronization of data dependences - Moshovos, Breach et al. - 1997  ACM   DBLP
89   Optimizing Supercompilers for Supercomputers (context) - Wolfe - 1989  ACM
76   DOACROSS: Beyond vectorization for multiprocessors (context) - Cytron - 1986  DBLP
74   Speculative versioning cache - Gopal, Vijaykumar et al. - 1998  ACM   DBLP
74   Speculative versioning cache - Gopal, Vijaykumar et al. - 1997  ACM   DBLP
72   A dynamic multithreading processor - Akkary, Driscoll - 1998  ACM   DBLP
72   Dynamic memory disambiguation using the memory conflict bu#e.. - Gallagher, Chen et al. - 1994
72   Data speculation support for a chip multiprocessor (context) - Hammond, Willey et al. - 1998  ACM   DBLP
67   ARB: A hardware mechanism for dynamic reordering of memory r.. - Franklin, Sohi - 1996  DBLP
64   Memory dependence prediction using store sets - Chrysos, Emer - 1998  ACM   DBLP
55   A scheme to enforce data dependence on large multiprocessor .. (context) - Zhu, Yew - 1987  ACM   DBLP
53   High-speed multiprocessors and compilation techniques (context) - Padua, Kuck et al. - 1980  DBLP
53   Preliminary experiences with the Fortran D compiler - Hiranandani, Kennedy et al. - 1993  ACM   DBLP
44   cient context-sensitive pointer analysis for c programs (context) - Wilson, Lam - 1995
38   Architectural support for scalable speculative parallelizati.. - Cintra, Martnez et al. - 2000  ACM   DBLP
37   Run-time disambiguation: Coping with statically unpredictabl.. (context) - Nicolau - 1989  ACM   DBLP
30   Clustered speculative multithreaded processors - Marcuello, Gonzalez - 1999  ACM   DBLP
30   A chip multiprocessor architecture with speculative multithr.. - Krishnan, Torrellas - 1999
27   Critical path reduction for scalar programs (context) - Schlansker, Kathail - 1995  ACM   DBLP
26   University of Wisconsin -- Madison (context) - Franklin, Architecture - 1993
26   An architecture for mostly functional languages (context) - Knight - 1986  ACM   DBLP
25   Compiling for the multiscalar architecture - Vijaykumar - 1998  ACM
20   MAJC: Microprocessor Architecture for Java Computing (context) - Tremblay - 1999
19   Architectural support for threadlevel data speculation - Ste, Colohan et al. - 1997
19   Value prediction for speculative multithreaded architectures - Marcuello, Tubella et al. - 1999  ACM   DBLP
18   Ev8: The post-ultimate alpha (context) - Emer - 2001
15   Techniques for speculative run-time parallelization of loops - Gupta, Nim - 1998  ACM
14   Lazy threads: Implementing a fast parallel call - Goldstein, Schauser et al. - 1996  DBLP
14   IEEE Transactions on Software Engineering (context) - Holley, Rosen et al. - 1981
12   Power4: A Dual-CPU Processor Chip (context) - Kahle - 1999
10   Compiler optimization of scalar value communication between .. - Zhai, Colohan et al. - 2002  ACM   DBLP
10   Three superblock scheduling models for superscalar and super.. - Chang, Warter et al. - 1991
10   Special Issue on Multithreaded Architectures (context) - Tsai, Huang et al. - 1999
8   Dynamic points-to sets: A comparison with static analyses an.. - Mock, Das et al. - 2001  DBLP
8   Tracking pointers with path and context sensitivity for bug .. - Livshits, Lam - 2003  ACM   DBLP
8   Languages and Compilers for Parallel Computing (context) - Tjiang, Wolf et al. - 1992  ACM
7   Redundant synchronization elimination for DOACROSS loops - Chen, Yew - 1999  ACM   DBLP
7   Masterslave speculative parallelization (context) - Zilles, slave et al. - 2002
6   The need for fast communication in hardwarebased speculative.. - Krishnan, Torrellas - 1999
5   Interprocedural slicing using dependence graph (context) - Horwiz, Reps et al. - 1990
5   Suds: Primitive mechanisms for memory dependence speculation - Frank, Moritz et al. - 1999
4   A scalable approach to thread-level speculation (context) - Ste, Colohan et al. - 2000  ACM   DBLP
4   MasterSlave Speculative Parallelization and Approximate Code - Slave, Parallelization et al. - 2002
4   Statement re-ordering for DOACROSS loops - Chen, Yew - 1994  DBLP
3   Data dependence profiling for speculative optimization (context) - Chen, Lin et al. - 2004
3   TEST: A tracer for extracting speculative threads (context) - Chen, Olukotun - 2003
3   Compiler support for speculative multithreading architecture.. (context) - Chen, Hung et al. - 2003  ACM   DBLP
3   A fast approximate interprocedural analysis for speculative .. (context) - Bhowmik, Franklin - 2003
3   Improving value communication for thread-level speculation (context) - Ste, Colohan et al. - 2002  ACM   DBLP
3   Hardware Support for Thread-Level Speculation (context) - Ste - 2003
2   Compiler algorithms for synchronization (context) - Midki, Padua - 1987  ACM   DBLP
2   UltraSPARC IV Mirrors Predecessor (context) - Krewell - 2003
1   cient superscalar performance through boosting (context) - Smith, Horowitz et al. - 1992
1   Bottom-up and top-down contextsensitive summary-based pointe.. (context) - Nystrom, Kim et al. - 2004
1   Eliminating squashes through learning crossthread violations.. (context) - Cintra, Torrellas - 2002
1   The impact of thread size and selection on the performance o.. (context) - Colohan, Ste et al. - 2004
1   Extending cache coherence to support thread-level data specu.. (context) - Ste, Colohan et al. - 1998
1   Compiler optimization of memory-resident value communication.. - Zhai, Colohan et al. - 2004  ACM
1   Improving data-flow analysis with path profiling (context) - Ammons, Larus - 1998
http://www.intel.com/technology/hyperthread/
http://www.sibyte.com/mercurian
http://www.intel.com/personal/products/pentium4/hyperthreading.htm
http://www.specbench.org

Documents on the same site (http://reports-archive.adm.cs.cmu.edu/anon/2005/):   More
Taxonomy and Effectiveness of Worm Defense Strategies - Brumley, Liu, Poosankam, Song (2005)   (Correct)
Learning To Prevent Failure State for a Dynamically.. - Searock, Browning, Veloso (2005)   (Correct)
Device-Enabled Authorization in the Grey System - Bauer, Garriss, McCune.. (2005)   (Correct)

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC