Chun Xia  Home/Search
Context Related
| uiuc.edu/reports/1479.ps.gz uiuc.edu/pub/CSRD_Reports/...1479.ps.gz uiuc.edu/reports/1479.ps.gz Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: uiuc.edu/report...ports.html.save (more) From: uiuc.edu/tech_reports (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: d this mentorship into a joyful and valuable life experience. Working very closely together, under his guidance, we persisted through numerous difficult times together as well as shared many happy rewards of success. I believe that, as I move into my career, I will carry with my continuous benefits from all I have learned from him. I also thank the members of my thesis committee, Professor David Padua and Professor Sharad Mehrotra, for their comments and suggestions in this dissertation. I... (Update)
Context of citations to this paper: More
.... [1, 2, 5, 7, 8] In recent studies, cache conscious algorithmic design improved the performance of an operating system by more than 30 [11], some standard search algorithms by a factor of 2 to 5 [3] and full application programs by 27 to 42 [3] Any person (or compiler) who...
Cited by: More
Measuring Data Cache And Tlb Parameters Under Linux - Yuanhua (Correct)
Similar documents (at the sentence level): More
16.1%: Instruction Prefetching of Systems Codes With Layout Optimized.. - Chun Xia (1996) (Correct)
11.0%: Optimizing the Instruction Cache Performance of the.. - Torrellas, Xia, Daigle (1995) (Correct)
9.3%: Optimizing Instruction Cache Performance for Operating.. - Torrellas, Xia, Daigle (1995) (Correct)
Active bibliography (related documents): More All
0.4: Comprehensive Hardware and Software Support for Operating.. - Xia, Torrellas (1999) (Correct)
0.2: Trap-driven Memory Simulation - Uhlig (1995) (Correct)
0.2: An Analysis of Operating System Behavior on a.. - Redstone, Eggers, Levy (2000) (Correct)
Similar documents based on text: More All
0.2: Load Balancing In Hop-By-Hop Routing With And Without Traffic.. - Wang (2003) (Correct)
0.1: Data Prefetch Mechanisms For Accelerating Symbolic And Numeric.. - Mehrotra (1996) (Correct)
0.1: MASW to Investigate Anomalous Near-Surface.. - Miller, Park.. (2000) (Correct)
BibTeX entry: (Update)
Xia, C., Exploiting Multiprocessor Memory Hierarchies for Operating Systems, Ph. D dissertation, University of Illinois at Urbana-Champaign, 1996. Capacity, Associativity and Latency of the L1 Data Cache in a http://citeseer.ist.psu.edu/xia96exploiting.html More
@techreport{ xia96exploiting,
author = "Chun Xia",
title = "Exploiting multiprocessor memory hierarchies for operating systems",
number = "UIUCDCS-R-96-1943",
year = "1996",
url = "citeseer.ist.psu.edu/xia96exploiting.html" }
Citations (may not include all citations):1399 Compilers: Principles (context) - Aho, Sethi et al. - 1986
443 Improving Direct-Mapped Cache Performance by the Addition of.. - Jouppi - 1990
344 Design and Evaluation of a Compiler Algorithm for Prefetchin.. - Mowry, Lam et al. - 1992
234 Cache Memories (context) - Smith - 1982
217 The Perfect Club Benchmarks: Effective Performance Evaluatio.. - Berry - 1989
176 Why Aren't Operating Systems Getting Faster as Fast as Hardw.. - Ousterhout - 1990
155 Cache Coherence Protocols: Evaluation Using a Multiprocessor.. (context) - Archibald, Baer - 1986
118 The Interaction of Architecture and Operating System Design - Anderson, Levy et al. - 1991
115 Program Optimization for Instruction Caches (context) - McFarling - 1989
110 The Impact of Operating System Structure on Memory System Pe.. - Chen, Bershad - 1993
107 Achieving High Instruction Cache Performance with an Optimiz.. (context) - Hwu, Chang - 1989
91 The Impact of Architectural Trends on Operating System Perfo.. (context) - Rosenblum, Bugnion et al. - 1995
86 Cache Performance of Operating System and Multiprogramming W.. (context) - Agarwal, Hennessy et al. - 1988
80 Avoiding Conflict Misses Dynamically in Large Direct-Mapped .. - Bershad, Lee et al. - 1994
78 Data Prefetching in Multiprocessor Vector Cache Memories (context) - Fu, Patel - 1991
70 A Performance Study of Software and Hardware Data Prefetchin.. (context) - Chen, Baer - 1994
67 Page Placement Algorithms for Large Real-Indexed Caches - Kessler, Hill - 1992
67 Contrasting Characteristics and Cache Performance of Technic.. (context) - Maynard, Donnelly et al. - 1994
63 Tradeoffs in Two Level On-Chip Caching - Jouppi, Wilton - 1994
52 Instruction Fetching: Coping with Code Bloat (context) - Uhlig, Nagle et al. - 1995
51 Optimizing Instruction Cache Performance for Operating Syste.. - Torrellas, Xia et al. - 1995
44 Trace Selection for Compiling Large C Application Programs t.. (context) - Chang, Hwu - 1988
40 ACM Transactions on Computer Systems (context) - Clark, in - 1983
39 Characterization of Alpha AXP Performance Using TP and SPEC .. (context) - Cvetanovic, Bhandarkar - 1994
37 Alpha AXP Architecture (context) - Sites - 1992
36 Characterizing the Caching and Synchronization Performance o.. (context) - Torrellas, Gupta et al. - 1992
34 Prefetching in Supercomputer Instruction Caches (context) - Smith, Hsu - 1992
30 Wrong-Path Instruction Prefetching - Pierce, Mudge - 1994
28 The Effect of Code Expanding Optimizations on Instruction Ca.. - Chen, Chang et al. - 1993
27 The VMP Multiprocessor: Initial Experience (context) - Cheriton, Gupta et al. - 1988
22 Effectiveness of Hardware-based Stride and Sequential Prefet.. (context) - Dahlgren, Stenstrom - 1995
19 Optimal Allocation of On-chip Memory for Multiple-API Operat.. (context) - Nagle, Uhlig et al. - 1994
16 Memory System Performance of UNIX on CC-NUMA Multiprocessors (context) - Chapin, Herrod et al. - 1995
15 Improving Locality by Critical Working Sets (context) - Ferrari - 1974
14 Program Restructuring for Virtual Memory (context) - Hatfield, Gerald - 1971
14 Instruction Cache Fetch Policies for Speculative Execution - Lee, Baer et al. - 1995
12 Distributed Prefetch-buffer/Cache Design for High Performanc.. - Alexander, Kedem - 1996
11 Instruction Prefetching of Systems Codes with Layout Optimiz.. - Xia, Torrellas - 1996
10 A Hardware Tracing Facility for a Multiprocessing Supercompu.. (context) - Andrews - 1990
9 Performance Characterization of the Alpha 21164 Microprocess.. - Cvetanovic, Bhandarkar - 1996
9 Reducing the Write Traffic for a Hybrid Cache Protocol (context) - Dahlgren, Stenstrom - 1994
8 Distance-Adaptive Update Protocols for Scalable Shared-Memor.. - Raynaud, Zhang et al. - 1996
6 Improving the Data Cache Performance of Multiprocesor Operat.. - Xia, Torrellas - 1996
4 Compile Time Intruction Cache Optimizations (context) - Mendlson, Pinter et al. - 1994
1 Compiler-Time Program Restruction in Multiprogrammed Virtual.. (context) - Hartley - 1988
Documents on the same site (http://polaris.cs.uiuc.edu/reports/reports.html.save): More
Interprocedural Array Data-Flow Analysis for Cache Coherence - Choi, Yew (1995) (Correct)
The Impact of Wiring Constraints on Hierarchical Network.. - Hsu, Yew (1992) (Correct)
Investigation of the Page Fault Performance of Cedar - Marsolf (1996) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC