Michael J. Wirthlin, Brad L. Hutchings  Home/Search
Context Related
| byu.edu/docs/rtconst.ps.gz byu.edu/faculty/wirthli...rtconst.ps.gz Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: byu.edu/docs/papers1 (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: Circuit specialization techniques such as constant propagation are commonly used to reduce both the hardware resources and cycle time of digital circuits. When reconfigurable FPGAs are used, these advantages can be extended by dynamically specializing circuits using run-time reconfiguration (RTR). For systems exploiting constant propagation, hardware resources can be reduced by folding constants within the circuit and dynamically changing the constants using circuit reconfiguration. To measure... (Update)
Cited by: More
Mapping Data-Parallel Tasks Onto Partially Reconfigurable.. - Vikram, Vasudevan (2006) (Correct)
Physically-Aware HW-SW Partitioning for Reconfigurable - Architectures With Partial (Correct)
Run-time Optimized Reconfiguration Using Instruction.. - Iliopoulos, Antonakopoulos (2001) (Correct)
Active bibliography (related documents): More All
1.8: Improving Functional Density Through Run-Time Circuit.. - Wirthlin (1997) (Correct)
0.2: RACE: A Reconfigurable and Adaptive Computing Environment - Smith (1997) (Correct)
0.2: A Study About Fpga-Based Digital - Filters Javier Valls (Correct)
Similar documents based on text: More All
0.2: Sequencing Run-Time Reconfigured Hardware with Software - Wirthlin (1996) (Correct)
0.1: Run-Time Reconfiguration: A Method for Enhancing the.. - Eldredge, al. (1996) (Correct)
0.1: Designing a Partially Reconfigured System - Hadley, Hutchings (1995) (Correct)
Related documents from co-citation: More All
9: A Simulation Tool for Dynamically Reconfigurable Field Programmable Gate Arrays - Lysaght, Stockwood - 1996
7: JHDL --- an HDL for reconfigurable systems - Bellows, Hutchings - 1998
7: Garp: A mips processor with a reconfigurable coprocessor - Hauser, Wawrzynek - 1997
BibTeX entry: (Update)
WIRTHLIN, M. J., AND HUTCHINGS, B. L. Improving functional density through run-time constant propagation. In ACM/SIGDA International Symposium on Field Programmable Gate Arrays (Monterey, CA, Feb. 1997), pp. 86-- 92. http://citeseer.ist.psu.edu/wirthlin97improving.html More
@inproceedings{ wirthlin97improving,
author = "M. J. Wirthlin and B. L. Hutchings",
title = "Improving Functional Density Through Run-Time Constant Propagation",
booktitle = "{ACM}/{SIGDA} International Symposium on Field Programmable Gate Arrays",
address = "Monterey, CA",
pages = "86--92",
year = "1997",
url = "citeseer.ist.psu.edu/wirthlin97improving.html" }
Citations (may not include all citations):58 Reconfigurable Architectures for General-Purpose Computing - DeHon - 1996
40 Configurable computing solutions for automatic target recogn.. (context) - Villasenor, Schoner et al. - 1996
24 Design methodologies for partially reconfigured systems - Hadley, Hutchings - 1995
22 Implementation approaches for reconfigurable logic applicati.. - Hutchings, Wirthlin - 1995
22 Run time reconfiguration of FPGA for scanning genomic databa.. (context) - Lemoine, Merceron - 1995
20 GANGLION - a fast field-programmable gate array implementati.. (context) - Cox, Blanz - 1992
14 Data-folding in SRAM configurable FPGAs (context) - Foulk - 1993
13 Configurable Logic Array (context) - Semiconductor - 1993
12 Assessing document relevance with run-time reconfigurable ma.. (context) - Gunther, Milne et al. - 1996
11 A stochastic neural architecture that exploits dynamically r.. - van Daalen, Jeavons et al. - 1993
10 FPGA implementation of digital filters - Chou, Mohanakrishnan et al. - 1993
9 Using Xilinx FPGAs to design custom digital signal processin.. (context) - Goslin - 1995
8 FIR filters with field-programmable gate arrays (context) - Mintzer - 1993
2 High speed digital filtering on SRAMbased FPGAs (context) - Giri, Visvanathan et al. - 1994
2 A comparison of FPGA platforms through SAR/ATR algorithm imp.. - Rencher - 1996
The graph only includes citing articles where the year of publication is known.
Documents on the same site (http://splish.ee.byu.edu/docs/papers1.html): More
FPGA-Based Sonar Processing - Graham, Nelson (1998) (Correct)
FPGA-Based Stochastic Neural Networks-Implementation - Bade, Hutchings (1994) (Correct)
FPGAs and DSPs for Sonar Processing - Inner Loop Computations - Graham, Nelson (1998) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC