(Enter summary)
Abstract: Growing interest in ambitious multiple-issue machines and heavilypipelined
machines requires a careful examination of how much instructionlevel
parallelism exists in typical programs. Such an examination is complicated
by the wide variety of hardware and software techniques for increasing
the parallelism that can be exploited, including branch prediction, register
renaming, and alias analysis. By performing simulations based on instruction
traces, we can model techniques at the limits of... (Update)
Cited by: More
The Hyperprocessor: A Template System-on-Chip.. - Karim, Mellan.. (2003)
(Correct)
A Multi-Level Computing Architecture for Embedded.. - Karim, Mellan.. (2004)
(Correct)
Enhancing Software Reliability With Speculative Threads - And The Committee
(Correct)
Similar documents (at the sentence level):
16.8%: Limits of Instruction-Level Parallelism - Wall (1993)
(Correct)
Active bibliography (related documents): More All
0.7: Speculative Execution and Instruction-Level Parallelism - Wall (1994)
(Correct)
0.5: Experience with a Software-Defined Machine Architecture - Wall (1991)
(Correct)
0.1: Improving Software Pipelining with Unroll-and-Jam and Memory Reuse .. - Ding (1996)
(Correct)
Similar documents based on text: More All
0.2: Virtual Memory vs. The File System - Nelson (1990)
(Correct)
0.2: Efficient Generation of Test Patterns Using Boolean Satisfiability - Larrabee (1990)
(Correct)
0.1: Available Instruction-Level Parallelism for Superscalar and.. - Jouppi, Wall (1989)
(Correct)
Related documents from co-citation: More All
40: Limits of control flow on parallelism
- Lam, Wilson - 1992
25: Available instruction level parallelism for superscalar and superpipelined machi..
- Jouppi, Wall - 1989
22: A study of branch prediction strategies (context) - Smith - 1981
BibTeX entry: (Update)
David W. Wall, Limits of Instruction Level Parallelism, Proc. 4th ASPLOS, http://citeseer.ist.psu.edu/wall90limits.html More
@inproceedings{ wall91limits,
author = "D. W. Wall",
title = "Limits of Instruction-Level Parallelism",
booktitle = "Proceedings of the 4th International Conference on Architectural Support for Programming Languages and Operating System ({ASPLOS})",
journal = "SIGPLAN Notices",
volume = "26",
number = "4",
publisher = "ACM Press",
address = "New York, NY",
isbn = "0-89791-380-9",
pages = "176--189",
year = "1991",
url = "citeseer.ist.psu.edu/wall90limits.html" }
Citations (may not include all citations):
353
Software pipelining: An effective scheduling technique for V.. (context) - Lam - 1988 ACM DBLP
252
Analysis of pointers and structures (context) - Chase, Wegman et al. - 1990 ACM DBLP
216
Performance of various computers using standard linear equat..
- Dongarra - 1983 ACM
185
Branch prediction strategies and branch target buffer design (context) - Lee, Smith - 1984 ACM DBLP
92
A flexible approach to interprocedural data flow analysis an.. (context) - Jones, Muchnick - 1982 ACM DBLP
67
Measuring the parallelism available for very long instructio.. (context) - Nicolau, Fisher - 1984 DBLP
38
Parallel processing: A smart compiler and a dumb machine (context) - Fisher, Ellis et al. - 1984 DBLP
12
Detection and parallel execution of parallel instructions (context) - Tjaden, Flynn - 1970
3
High performance reduced instruction set processors (context) - Agarwala, Cocke - 1987
3
Eighth Annual Symposium on Computer Architecture (context) - Smith, of et al. - 1986
2
Stanford benchmark suite (context) - Hennessy
1
Thirteenth Annual Symposium on Computer Architecture (context) - McFarling, Hennessy et al. - 1986
The graph only includes citing articles where the year of publication is known.
Documents on the same site (ftp://ftp.digital.com/pub/Digital/WRL/research-reports/): More
Boiling Binary Mixtures at Subatmospheric Pressures - McGillis, Fitch, Hamburgen.. (1992)
(Correct)
Piecewise Linear Models for Rsim - Kao, Horowitz (1993)
(Correct)
Eliminating Receive Livelock in an Interrupt-driven Kernel - Mogul, Ramakrishnan (1995)
(Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC