Robert A. Walker, Donald E. Thomas  Home/Search
Context Related
| kent.edu/~walker/papers/tcad89.ps kent.edu/~walker/papers/tcad89.ps Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: kent.edu/~walker/papers/index (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: Now that the field of automated synthesis for register transfer level integrated circuit design is beginning to mature, it is appropriate to begin developing tools for higher levels of design. At the next higher level, it is appropriate to explore behavioral and structural partitioning, answering such questions about the design as: . Should the design be implemented on a single VLSI chip, or partitioned into two or more chips, and if it is to be partitioned, where should the behavior be... (Update)
Context of citations to this paper: More
.... applied optimizations such as algebraic transformations, re timing and code motions across multiplexors for improved synthesis results [13, 14]. More recent work during the last decade has presented speculative code motions for mixed control data flow type of designs...
.... applied optimizations such as algebraic transformations, re timing and code motions across multiplexors for improved synthesis results [11, 12]. Subsequent work has presented speculative code motions for mixed control data flow type of designs and demonstrated their effects on...
Cited by: More
Unknown - On Computer-Aideddespu Of (Correct)
System-Level Data-Flow Transformation Exploration.. - Catthoor.. (1997) (Correct)
System Specification and Storage Architecture Exploration for.. - Moolenaar (1996) (Correct)
Active bibliography (related documents): More All
0.6: The System Architect's Workbench - Thomas, Dirkes, Walker, Rajan.. (1988) (Correct)
0.4: Synthesis of Asynchronous Systems from Data Flow Specifications - Wuu, Vrudhula (1993) (Correct)
0.3: Integrating Standards and Synthesis Knowledge Using the YMIR.. - Alberts, Dikker (1994) (Correct)
Similar documents based on text: More All
0.0: Towards a Layered View of Control - Varaiya (1997) (Correct)
0.0: Supporting Distance Education over the Internet - Biuk-Aghai (Correct)
0.0: Physical/Information Co-Design - Bill Mark Sriinternatih--Z (Correct)
Related documents from co-citation: More All
15: Optimizing the Resource Utilization Using Transformations (context) - Potkonjak, Rabaey - 1991
13: High-level Synthesis: Introduction to chip and system design (context) - GAJSKI, DUTT et al. - 1992
10: Specification partitioning for system design (context) - Vahid, Gajski - 1992
BibTeX entry: (Update)
R. Walker and D. Thomas, "Behavioral transformation for algorithmic level IC design," IEEE Transactions on Computer-Aided Design, October 1989. http://citeseer.ist.psu.edu/walker89behavioral.html More
@article{ walker89behavioral,
author = "R. Walker and D. Thomas",
title = "Behavioral transformation for algorithmic level {IC} design",
journal = "{IEEE} Trans. on CAD",
year = "1989",
url = "citeseer.ist.psu.edu/walker89behavioral.html" }
Citations (may not include all citations):53 Sehwa: A Software Package for Synthesis of Pipelines from Be.. (context) - Park, Parker - 1988
41 Parallel and Pipelined VLSI Implementation of Signal Process.. (context) - Dewilde, Deprettere et al. - 1985
40 Tutorial on High Level Synthesis (context) - McFarland, Parker et al. - 1988
27 Partitioning Before Logic Synthesis (context) - Camposano, Brayton - 1987
26 Flamel: A High-Level Hardware Compiler (context) - Trickey - 1987
20 The System Architect's Workbench - Thomas, Dirkes et al. - 1988
19 Force-Directed Scheduling in Automatic Data Path Synthesis (context) - Paulin, Knight - 1987 ACM DBLP
16 Behavioral Synthesis with Interfaces (context) - Nestor, Thomas - 1986
13 Instruction Set Processor Specifications (context) - Barbacci - 1981
8 Methods of Automatic Data Path Synthesis (context) - Thomas, Hitchcock et al. - 1983
7 High Level Synthesis: Current Status and Future Directions (context) - Borriello, Detjens - 1988
5 Design Representation and Transformation in The System Archi.. (context) - Walker, Thomas - 1987
5 Automation of Module Set Independent RegisterTransfer Level .. (context) - Snow - 1978
3 A Model of Design Representation and Synthesis (context) - Walker, Thomas - 1985 ACM
1 Behavioral Level Transformation in the CMU-DA System (context) - Walker, Thomas - 1983 ACM
The graph only includes citing articles where the year of publication is known.
Documents on the same site (http://intrepid.mcs.kent.edu/~walker/papers/index.html): More
Efficiently Searching the Optimal Design Space - Blythe, Walker (1999) (Correct)
Toward a Practical Methodology for Completely Characterizing.. - Blythe, Walker (1996) (Correct)
Computing Lower Bounds on Functional Units Before Scheduling - Chaudhuri, Walker (1994) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC