On-Chip Multiprocessor Communication . . .

On-Chip Multiprocessor Communication . . . (2003)

Cached

Download Links

by Terry Tao Ye

BibTeX

@MISC{Ye03on-chipmultiprocessor,
    author = {Terry Tao Ye},
    title = {On-Chip Multiprocessor Communication . . . },
    year = {2003}
}

Bookmark

OpenURL

Abstract

Citations

689	SPLASH: Stanford Parallel Applications for Shared Memory - Singh, Weber, et al. - 1992
479	Parallel Computer Architecture: A Hardware/Software Approach - Culler, Singh - 1999
428	Route packets, not wires: On-chip interconnection networks - Dally, Towles
374	Combinatorial algorithms for integrated circuit layout - Lengauer - 1990
324	The future of wires - Ho, Mai, et al. - 2001
311	Interconnection Networks: An Engineering Approach - Duato, Yalamanchili, et al. - 1997
297	Computer Organization and Design: The Hardware-Software Interface (Appendix A, by James R - Hennessy, Patterson - 1993
271	Performance Analysis of k-ary n-cube Interconnection Networks - Dally - 1990
191	The Cube Connected Cycles: A Versatile Network for Parallel Computers - Preparata, Vuillemin - 1981
151	A generic architecture for onchip packet-switched interconnections - Guerrier, Greiner - 2000
132	KM: An r-dimensional quadratic placement algorithm - Hall - 1970
120	High-Performance Communication Networks - Walrand, Varaiya - 1996
108	A Network on Chip Architecture and Design Methodology - Kumar - 2002
92	A Complexity Theory for VLSI - Thompson - 1980
78	Trade-offs in the design of a router with both guaranteed and best-effort services for networks on chip - Rijpkema, Radulescu, et al. - 2003
76	RSIM: simulating sharedmemory multiprocessors with ilp processors - Hughes, Pai, et al.
73	Mem. Exploration for Low Power Embedded Systems - Shiue, Chakrabarti - 1999
60	Exact analysis of hot-potato routing - Feige, Raghavan - 1992
56	Network on Chip: An Architecture for billion transistor era - Hemani, Jantsch, et al. - 2000
52	Energy-Aware Mapping for Tile-based NoC Architectures Under Performance Constraints - Hu, Marculescu - 2003
51	Exploiting the Routing Flexibility for Energy/Performance Aware Mapping of Regular NoC - Hu, Marculescu - 2003
46	Analysis of power consumption on switch fabrics in network routers - Ye, Benini, et al.
35	A global wiring paradigm for deep submicron design,” Trans - Sylvester, Keutzer - 2000
32	Power constrained design of multiprocessor interconnection networks - Patel, Chai, et al. - 1997
29	Low power error resilient encoding for on-chip data buses - BERTOZZI, BENINI, et al. - 2002
27	On-chip communication architecture for oc-768 network processors - Karim, Nguyen, et al. - 2001
27	Load distribution with the proximity congestion awareness in a network on chip - Nilsson, Millberg, et al. - 2003
27	The future of interconnection technology - Theis - 2000
24	Xpipes: a latency insensitive parameterized network-on-chip architecture for multiprocessor SoCs - Dall’Osso, Biccari, et al.
21	Networks on Chips: A New SOC - Benini - 2002
16	A Fault-Tolerant and Deadlock-Free Routing Protocol in 2D Meshes Based on Odd-Even Turn Model - Wu - 2003
15	Low-Power System-Level Design of VLSI Packet Switching Fabrics - Wassal, Hasan
11	A modular simulation framework for architectural exploration of on-chip interconnection networks - Kogel - 2003
9	A Compact Layout for the Three-Dimensional Tree - Greenberg, Leiserson - 1998
8	High level estimation of the area and power consumption of on-chip interconnects - Langen, Brinkmann, et al. - 2000
7	Multilayer Layout for Butterfly Fat-Tree - Dehon, “Compact
7	Memory System Energy: Influence of Hardware-Software Optimizations - Geethanjali, Vijaykrishnan, et al. - 2000
7	Efficient Power Estimation Techniques for System-on-Chip Design - Lajolo, Raghunathan, et al. - 2000
6	An Adaptive Low Power Transmission Scheme for On-chip Networks - Worm, Ienne, et al. - 2002
4	Deadlock -free adaptive routing in multicomputer networks using virtual channels - Dally, Aoki - 1993
3	et.al, “A single Chip, 1.6-Billion, 16-MAC/s Multiprocessor DSP - Ackland - 2000
3	Eiji Oki Broadband Packet Switching Technologies: A Practical Guide to - Chao, Lam - 2001
3	Structure and Performance Evaluation of a Replicated Banyan Network Based - Youssef, El-Derini, et al. - 1999
2	SPIN: A Scalable - Adriahantenaina, Charlery, et al. - 2003
2	Zafalon “Energy Estimation and Optimization of Embedded VLIW - Bona, Sami, et al. - 2002
2	et al., ”Relaxed Simulated Tempering for VLSI Floorplan Designs - Cong - 1999
2	Design and performance evaluation of a Banyan network based interconnection structure for ATM switches - Oktug, Caglayan - 1997