PLTO: A Link-Time Optimizer for the Intel IA-32 Architecture (2001)
| Venue: | In Proc. 2001 Workshop on Binary Translation (WBT-2001 |
| Citations: | 50 - 15 self |
BibTeX
@INPROCEEDINGS{Schwarz01plto:a,
author = {Benjamin Schwarz and Saumya Debray and Gregory Andrews and Matthew Legendre},
title = {PLTO: A Link-Time Optimizer for the Intel IA-32 Architecture},
booktitle = {In Proc. 2001 Workshop on Binary Translation (WBT-2001},
year = {2001}
}
Years of Citing Articles
Bookmark
 |
 |
 |
 |
 |
 |
OpenURL
Abstract
tool we have developed for the Intel IA-32 architecture. A number of characteristics of this architecture complicate the task of link-time optimization. These include a large number of op-codes and addressing modes, which increases the complexity of program analysis; variable-length instructions, which complicates disassembly of machine code; a paucity of available registers, which limits the extent of some optimizations; and a reliance on using memory locations for holding values and for parameter passing, which complicates program analysis and optimization. We describe how PLTO addresses these problems and the resulting performance improvements it is able to achieve.
