Power-Constrained System-on-a-Chip Test Scheduling Using a Genetic Algorithm (2006)
| Venue: | Journal of Circuits, Systems, and Computers |
| Citations: | 1 - 1 self |
BibTeX
@ARTICLE{Harmanani06power-constrainedsystem-on-a-chip,
author = {Haidar M. Harmanani and Hassan A},
title = {Power-Constrained System-on-a-Chip Test Scheduling Using a Genetic Algorithm},
journal = {Journal of Circuits, Systems, and Computers},
year = {2006},
volume = {15}
}
Bookmark
 |
 |
 |
 |
 |
 |
OpenURL
Abstract
This paper presents an efficient approach for the test scheduling problem of core-based systems based on a genetic algorithm. The method minimizes the overall test application time of a system-on-a-chip through efficient and compact test schedules. The problem is solved using a “sessionless ” scheme that minimizes the number of idle test slots. The method can handle SOC test scheduling with and without power constraints. We present experimental results for various SOC examples that demonstrate the effectiveness of our method. The method achieved optimal test schedules in all attempted cases in a short CPU time. Keywords: Core-based systems; embedded core testing; genetic algorithms. 1.
