A Proposal for Research on the Testability of Asynchronous Circuits

A Proposal for Research on the Testability of Asynchronous Circuits (1998)

Cached

Download Links

[www.eleceng.adelaide.edu.au]

Other Repositories/Bibliography

DBLP

by Michael Liebelt

Citations:

2 - 0 self

BibTeX

@MISC{Liebelt98aproposal,
    author = {Michael Liebelt},
    title = {A Proposal for Research on the Testability of Asynchronous Circuits},
    year = {1998}
}

Bookmark

OpenURL

Abstract

This report is intended to identify prospects for research on the testing and testability characteristics of asynchronous circuits and to propose a research project on this topic. It is a revised and extended version of the internal report HPCA-ECS-95/03, "Progress Report on Research on the Testing of Asynchronous Circuits", 19th December 1995. In order to proved background for the discussion of recent work in the area the history, some basic concepts and some significant design methods are discussed. This discussion is intended only to provide sufficient context for the discussion of testability by indicating the nature and scope of current design methods. It is not intended to be either an exhaustive survey or a comprehensive analysis of the strengths and weaknesses of such methods.

Citations

3118	Communicating Sequential Processes - Hoare - 1985
282	Digital Systems Testing and Testable Design - Abramovici, Breuer, et al. - 1994
191	Synthesis of Self-Timed VLSI Circuits From GraphTheoretic Specifications - Chu - 1987
145	Asynchronous Sequential Switching Circuits - Unger - 1969
144	Programming in VLSI: From communicating processes to delay-insensitive circuits - Martin - 1990
138	Asynchronous design methodologies: An overview - Hauck - 1995
102	Micropipelines - Sutherland - 1989
100	The limitations to delay-insensitivity in asynchronous circuits - Martin - 1990
98	A theory of asynchronous circuits - Muller, Bartky - 1959
76	Synthesis of timed asynchronous circuits - Myers, Meng - 1993
75	Algorithms for synthesis of hazard-free asynchronous circuits - Lavagno, Keutzer, et al. - 1991
73	Anomalous behavior of synchronizer and arbiter circuits - Chaney, Molnar - 1973
65	Asynchronous Circuits - Brzozowski, Seger - 1995
54	Automatic synthesis of asynchronous circuits from high-level speci cations - Meng, Brodersen, et al. - 1989
54	Optimized synthesis of asynchronous control circuits form graph-theoretic specifications - Vanbekbergen, Catthoor, et al.
38	Investigation into micropipeline latch design styles - Day, Woods - 1995
26	Synthesis of hazard-free asynchronous circuits from graphical specifications - Moon, Stephan, et al.
24	Asynchronous circuits for low power: a DCC error corrector - Berkel, Burgess, et al. - 1994
23	Computing without clocks: Micropipelining the ARM processor - Furber - 1995
21	Semi-modularity and testability of speed-independent circuits - Beerel, Meng - 1992
17	Some recent asynchronous system design methodologies - Gopalakrishnan, Jain - 1990
17	Testing Delay-Insensitive Circuits - Hazewindus - 1992
16	CAD Tools for the Synthesis, Verification, and Testability of Robust Asynchronous Circuits - Beerel - 1994
16	The first asynchronous microprocessor: The test results - Martin, Burns, et al. - 1989
15	Testing micropipelines - Khoche, Brunvand - 1994
15	System timing," in Introduction to VLSI Systems - Seitz - 1980
15	On limitations and extensions of STG model for designing asynchronous control circuits - Yakovlev
14	Synthesis for testability techniques for asynchronous circuits - Keutzer, Lavagno, et al. - 1995
14	Linear test times for delayinsensitive circuits: a compilation strategy - Roncken, Saeijs - 1993
13	Partial scan test for asynchronous circuits illustrated on a DCC error corrector - Roncken - 1994
12	Synthesis of asynchronous circuits for stuck-at and robust path delay fault testability - Nowick, Jha, et al. - 1997
11	Synthesis of Robust Delay-Fault-Testable Circuits: Theory - Devadas, Keutzer - 1992
10	Semi-modularity and self-diagnostic asynchronous control circuits - Beerel, Meng - 1991
9	On verification of the speed-independent circuits by STG unfoldings - Kondratyev, Taubin - 1994
8	and testing of IC’s and systems: Where are we going - Courtois, “CAD - 1993
8	Ebergen, Translating Programs into Delay-Insensitive Circuits, vol.56ofCWI Tract - C - 1989
7	Beware the isochronic fork - Berkel - 1992
7	ECSTAC: A fast asynchronous microprocessor - Morton, Appleton, et al. - 1995
6	Sufficient conditions for correct gate-level speed-independent circuits - Beerel, Burch, et al. - 1994
5	Testing asynchronous ciruits: A survey - Hulgaard, Burns, et al. - 1995
4	Testing redundant asynchronous circuits by variable phase splitting - Lavagno, Kishinevsky, et al. - 1994
4	An event controlled reconfigurable multi-chip FFT - Morton, Appleton, et al. - 1994
4	Random testing of asynchronous VLSI circuits", MSc Thesis - Petlin - 1994
4	On the existence of speed-independent circuits - Seger - 1987
3	Testability of asynchronous selftimed control circuits with delay assumptions - Beerel, Meng - 1991
3	High Level Fault Modeling of Asynchronous Circuits; Transactions on Very Large Scale Integrated Systems - Lu, Tong - 1995
3	Sequential Circuits and Machines - Miller - 1965
2	Systems of asynchronously operating modules - Friedman, Menon - 1971
2	On the interconnection of asynchronous control structures - Jump, Thiagarajan - 1975
2	On the realizability and synthesis of delay-insensitive behaviors - Leung, Li - 1995