DMCA

A noise tolerant cache design to reduce gate and sub-threshold leakage in the nanometer regime (2003)

by Amit Agarwal , Kaushik Roy
Venue:in Proc. Int. Symp. Low Power Electronics and Design
Citations:7 - 0 self