DMCA
Application specific network-on-chip design with guaranteed quality approximation algorithms
| Venue: | in Proc. ASPDAC, 2007 |
| Citations: | 6 - 1 self |
BibTeX
@INPROCEEDINGS{Srinivasan_applicationspecific,
author = {Krishnan Srinivasan and Karam S. Chatha and Goran Konjevod},
title = {Application specific network-on-chip design with guaranteed quality approximation algorithms},
booktitle = {in Proc. ASPDAC, 2007},
year = {},
pages = {184--190}
}
Share
 |
 |
 |
 |
||
OpenURL
Abstract
Abstract—Network-on-Chip (NoC) architectures with opti-mized topologies have been shown to be superior to regular architectures (such as mesh) for application specific multi-processor System-on-Chip (MPSoC) devices. The application spe-cific NoC design problem takes as input the system-level floorplan of the computation architecture, characterized library of NoC components, and the communication performance requirements. The objective is to generate an optimized NoC topology, and routes for the communication traces on the architecture such that the performance requirements are satisfied and power consumption is minimized. The paper discusses a two stage automated approach consisting of i) core to router mapping, and ii) topology and route generation for design of custom NoC architectures. In particular it presents an optimal technique for core to router mapping (stage i), and a factor 2 approximation algorithm for custom topology generation (stage ii). The superior quality of the techniques is established by experimentation with benchmark applications, and comparisons with integer linear programming (ILP) formulations, and heuristic techniques. I.
Keyphrases
guaranteed quality approximation algorithm application specific network-on-chip design communication performance requirement stage ii heuristic technique superior quality regular architecture opti-mized topology optimal technique custom noc optimized noc topology benchmark application abstract network-on-chip system-level floorplan application spe-cific noc design problem performance requirement power consumption communication trace custom topology generation approximation algorithm computation architecture route generation application specific multi-processor system-on-chip integer linear programming approach consisting noc component
