Limited Bandwidth to Affect Processor Design

Limited Bandwidth to Affect Processor Design (1997)

by Doug Burger

Citations:

18 - 0 self

@MISC{Burger97limitedbandwidth,
    author = {Doug Burger},
    title = {Limited Bandwidth to Affect Processor Design},
    year = {1997}
}

this article,

201	Instruction issue logic for high-performance, interruptable pipelined processors - Sohi, Vajapeyam
74	A model for estimating trace-sample miss ratios - Wood, Hill, et al. - 1991
31	Decoupled sectored caches: Conciliating low tag implementation cost and low miss ratio - Seznec - 1994
3	et al., "A VLIW Architecture for a Trace Scheduling Compiler - Colwell - 1987
1	Multiscalar Processors," Proc. 22nd Ann. Int'l Symp - Sohi, Breach, et al. - 1995
1	Creating a Wider Bus Using Caching Techniques," Proc. First Int'l Symp. High-Performance Computer Architecture - Citron, Rudolph - 1995
1	et al., "A Modified Approach to Data Cache Management - Tyson - 1995
1	DataScalar Architectures," Proc. 24th Ann. Int'l Symp. Computer Architecture, ACM - Burger, Kaxiras, et al. - 1997
1	received a PhD from the University of California at Berkeley. An early contributor to multiprocessor snooping cache literature, he has actively participated in the development of IEEE Std 896 (Futurebus) and 1596 (Scalable Coherent Interface). He has publ - Goodman