DMCA

Orthogonal Partitioning and Gated Clock Architecture for Low Power Realization of FSMs (2000)

by Rupesh S. Shelar , H. Narayanan , Madhav P. Desai
Venue:IEEE Int ASIC/SOC conf, Sep 2000
Citations:2 - 0 self