Bus-invert coding for low-power I/O

DMCA

Bus-invert coding for low-power I/O (1995)

Cached

Download Links

Other Repositories/Bibliography

DBLP

by Mircea R. Stan , Wayne P. Burleson

Venue:	IEEE TRANS. VLSI SYST
Citations:	222 - 5 self

BibTeX

@ARTICLE{Stan95bus-invertcoding,
    author = {Mircea R. Stan and Wayne P. Burleson},
    title = {Bus-invert coding for low-power I/O},
    journal = {IEEE TRANS. VLSI SYST},
    year = {1995},
    pages = {49--58}
}

OpenURL

Abstract

Technology trends and especially portable applications drive the quest for low-power VLSI design. Solutions that involve algorithmic, structural or physical transformations are sought. The focus is on developing low-power circuits without affecting too much the performance (area, latency, period). For CMOS circuits most power is dissipated as dynamic power for charging and discharging node capacitances. This is why many promising results in low-power design are obtained by minimizing the number of transitions inside the CMOS circuit. While it is generally accepted that because of the large capacitances involved much of the power dissipated by an IC is at the U0 little has been specifically done for decreasing the U0 power dissipation. We propose the Bus-Znvert method of coding the U0 which lowers the bus activity and thus decreases the U0 peak power dissipation by 50 % and the U0 average power dissipation by up to 25%. The method is general but applies best for dealing with buses. This is fortunate because buses are indeed most likely to have very large capacitances associated with them and consequently dissipate a lot of power.

Keyphrases

bus-invert coding large capacitance bus activity portable application low-power design low-power circuit u0 average power dissipation vlsi design physical transformation many promising result abstruct technology trend u0 peak power dissipation bus-znvert method dynamic power node capacitance cmos circuit u0 power dissipation

DMCA