Boolean Techniques in Testing of Digital Circuits

Boolean Techniques in Testing of Digital Circuits (2006)

Cached

Download Links

by Junhao Shi

BibTeX

@MISC{Shi06booleantechniques,
    author = {Junhao Shi},
    title = {Boolean Techniques in Testing of Digital Circuits},
    year = {2006}
}

Bookmark

OpenURL

Abstract

Citations

2605	Graph-based algorithms for Boolean function manipulation - Bryant - 1986
926	A computing procedure for quantification theory - Davis, Putnam - 1960
909	Chaff: Engineering an efficient SAT solver - Moskewicz, Madigan, et al. - 2001
636	A machine program for theorem proving - Davis, Logemann, et al. - 1962
522	Cramming More Components onto Integrated Circuits. Electronics - Moore - 1965
409	The complexity of theorem proving procedures - Cook - 1971
386	Dynamic Variable Ordering for Ordered Binary Decision Diagrams - Rudell - 1993
356	SIS: A system for sequential circuit synthesis - Sentovich, Singh, et al. - 1992
337	An extensible SAT-solver, in - Eén, Sörensson
312	Binary decision diagrams - Akers - 1978
303	GRASP: A search algorithm for propositional satisfiability - Marques-Silva, Sakallah - 1999
293	Combinational profiles of sequential benchmark circuits - Brglez, Bryan, et al. - 1929
255	Switching and Finite Automata Theory - Kohavi - 1978
236	Logic synthesis and optimization benchmarks user guide version 3.0 - Yang - 1991
227	Test pattern generation using Boolean satisfiability - Larrabee - 1992
201	BerkMin: a Fast and Robust Sat-Solver - Goldberg, Novikov - 2002
199	An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits - Goel - 1981
196	CUDD: CU decision diagram package release - Somenzi - 1998
144	Improving the variable ordering of OBDDs is NP-complete - Bollig, Wegener - 1996
126	Model for Delay Faults Based Upon Paths - Smith - 1985
119	On the Acceleration of Test Generation Algorithms - Fujiwara, Shimono - 1983
100	Combinational test generation using satisfiability - Stephan, Brayton, et al. - 1996
98	Binary decision diagrams and beyond: enabling technologies for formal verification - Bryant - 1995
88	Diagnosis of Automata Failures: A Calculus and a Method - Roth - 1966
84	Socrates: a highly efficient automatic test pattern generation system - Schulz, Trischler, et al. - 1988
76	Recursive learning: A new implication technique for efficient solutions to CAD problems—Test, verification and optimization - Kunz, Pradhan - 1994
63	A topological search algorithm for ATPG - Kirkland, Mercer - 1987
56	Representation of switching circuits by binary decision diagrams - Lee
49	Recursive Learning: An Attractive Alternative to the Decision Tree for Test Generation - Kunz, Pradhan - 1992
48	An efficient tool for logic verification based on recursive learning - Kunz, “HANNIBAL - 1993
36	Diagnosis and Reliable Design of Digital Systems - Breuer, Friedman - 1976
36	Robust Search Algorithms for Test Pattern Generation - Marques-Silva, Sakallah - 1997
35	The impact of branching heuristics in propositional satisfiability algorithms - Marques-Silva - 1999
33	Bridging and stuck-at faults - Mei - 1974
32	Verification of proofs of unsatisfiability for CNF formulas - Goldberg, Novikov - 2003
29	A SAT-based implication engine for efficient ATPG, equivalence checking, and optimization of netlists - Tafertshofer, Ganz, et al. - 1997
24	A Practical Approach to Fault Simulation and Test Generation for Bridging Faults - Abramovici, Menon - 1985
24	Logic synthesis for large pass transistor circuits - Bush, Narayan, et al. - 1997
23	Path-delay-fault testability properties of multiplexor-based networks - Ashar, Devadas, et al. - 1993
22	Synthesis for Testability: Binary Decision Diagrams - Becker
20	Atalanta: an Efficient ATPG for Combinational Circuits - Lee, Ha - 1993
19	A neutral netlist of 10 combinational circuits and a target translator in fortran - Brglez, Fujiwara - 1985
19	A deductive technique for diagnosis of bridging faults - Venkataraman, Fuchs - 1997
18	Wave Steering in YADDs: A Novel Non-Iterative Synthesis and Layout Technique - Mukherjee, Sudhakar, et al.
18	Reddy: “On the design of path delay fault testable combinational circuits - Pramanick, M - 1990
17	Accelerated fault simulation and fault grading in combinational circuits - Antreich, Schulz - 1987
17	Search State Equivalence for Redundancy Identification and Test Generation - Giraldi, Bushnell - 1991
17	Advanced automatic test pattern generation and redundancy identification techniques - Schulz, Auth - 1988
15	Advanced Formal Verification - Drechsler - 2004
15	A BDD-based algorithm for computation of exact fault detection probabilities - Krieger, Becker, et al.