Understanding Cache Interference

Understanding Cache Interference (2006)

Cached

Download Links

[rogue.colorado.edu]

by M. W. A. Settle

BibTeX

@MISC{Settle06understandingcache,
    author = {M. W. A. Settle},
    title = {Understanding Cache Interference},
    year = {2006}
}

Bookmark

OpenURL

Abstract

Citations

3633	Computer Architecture - A Quantitative Approach, 2nd Edition - Hennessy, Patterson - 1996
745	Improving direct-mapped cache performance by the addition of a small fullyassociative cache and prefetch buffers - Jouppi - 1990
623	Simultaneous multithreading: Maximizing on-chip parallelism - Tullsen, Eggers, et al. - 1995
324	The future of wires - Ho, Mai, et al. - 2001
295	Exploiting choice: Instruction fetch and issue on an implementable simultaneous multithreading processor - Tullsen, Eggers, et al. - 1996
264	Clock rate versus IPC: The end of the road for conventional microarchitectures - Agarwal, Hrishikesh, et al. - 2000
254	APRIL: a processor architecture for multiprocessing - Agarwal, Lim, et al. - 1990
227	Selective Cache Ways: On-Demand Cache Resource Allocation - Albonesi - 1999
199	An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches - Kim, Burger, et al. - 2002
179	Symbiotic jobscheduling for a simultaneous multithreaded processor - Snavely, Tullsen - 2000
171	Evaluating stream buffers as a secondary cache placement - Palacharla, Kessler - 1994
157	Phase tracking and prediction - Sherwood, Sair, et al. - 2003
118	An Analysis of Database Workload Performance on Simultaneous Multithreaded Processors - Lo, Barroso, et al. - 1998
117	Simultaneous multithreading: a platform for next-generation processors - Eggers, Emer, et al. - 1997
113	A data cache with multiple caching strategies tuned to different types of locality - González, Aliagas, et al. - 1995
112	Converting thread-level parallelism to instruction-level parallelism via simultaneous multithreading - Lo, Eggers, et al. - 1997
100	The dash prototype: Logic overhead and performance - Lenoski, Laudon, et al. - 1993
99	Exploring the benefits of multiple hardware contexts in a multiprocessor architecture: preliminary results - Weber, Gupta - 1989
98	Run-time adaptive cache hierarchy management via reference analysis - Johnson, Hwu - 1997
90	Managing Wire Delay in Large Chip-Multiprocessor Caches - Beckmann, Wood - 2004
88	Predicting Inter-Thread Cache Contention on a Chip Multi-Processor Architecture - CHANDRA, GUO, et al. - 2005
86	A new memory monitoring scheme for memory-aware scheduling and partitioning - Suh, Devadas, et al. - 2002
78	Exploring the Design Space of Future CMPs - HUH, KECKLER, et al. - 2001
72	Cacti 2.0: An integrated cache timing and power model,” Western Research Laboratory, Research report 2000/7 - Reinman, Jouppi - 2000
52	Optimal partitioning of cache memory - Stone, Turek, et al. - 1992
46	Organizing the Last Line of Defense before Hitting the Memory Wall for CMPs - Liu, Sivasubramaniam, et al. - 2004
43	Dynamic partitioning of shared cache memory,” in The - Suh, Rudolph, et al.
40	Cache coherence in large-scale shared-memory multiprocessors: issues and comparisons - Lilja - 1993
40	Thread-sensitive scheduling for SMT processors - Parekh, Eggers, et al. - 2000
38	Reducing cache misses using hardware and software page placement - SHERWOOD, CALDER, et al. - 1999
37	A Multithreaded PowerPC Processor for Commercial Servers - Borkenhagen, Eickemeyer, et al. - 2000
35	Adaptive cache compression for highperformance processors - Alameldeen, Wood - 2004
35	Front-end policies for improved issue efficiency in SMT processors - El-Moursy, Albonesi - 2003
35	Power5 system microarchitecture - Sinharoy, Kalla, et al. - 2005
34	The architecture of hep - Smith - 1985
33	MASA: A multithreaded processor architecture for parallel symbolic computing - Fujita - 1988
32	Tuning compiler optimizations for simultaneous multithreading - Lo, Eggers, et al. - 1997
30	Adaptive Mechanisms and Policies for Managing Cache Hierarchies in Chip Multiprocessors - Speight, Shafi, et al. - 2005
29	S.: Power and performance tradeoffs using various caching strategies - Bahar, Albera, et al. - 1998
27	Architectural support for enhanced SMT job scheduling - Settle, Kihm, et al.
25	Last-level cache (LLC) performance of data-mining workloads on a CMP—A case study of parallel bioinformatics workloads - Jaleel, Mattina, et al. - 2006
24	capitalist cache policies cmps: caches as a shared resource - Communist - 2006
19	Strategies for achieving improved processor throughput - Farrens, Pleszkun - 1991
17	Accurate and complexity-effective spatial pattern prediction - Chen, Yang, et al. - 2004
15	PIN: a binary instrumentation tool for computer architecture research and education - Reddi, Settle, et al. - 2004
14	Standard Memory Hierarchy Does Not Fit Simultaneous Multithreading - Hily, Seznec
14	The V-way cache : demandbased associativity via global replacement - Qureshi, Thompson, et al. - 2005
12	A Fine-Grain Multithreading Superscalar Architecture - Loikkanen, Bagherzadeh - 1996
9	Performance Modeling of an Apache Web Server with Bursty Arrival Traffic - Andersson, Cao, et al. - 2003
9	Compiling for instruction cache performance on a multithreaded architecture - Kumar, Tullsen - 2002