Using a user-level memory thread for correlation prefetching

Using a user-level memory thread for correlation prefetching (2002)

Cached

Download Links

Other Repositories/Bibliography

DBLP

by Yan Solihin , Jaejin Lee , Josep Torrellas

Venue:	In Proceedings of the 29th Annual International Symposium on Computer Architecture
Citations:	57 - 3 self

BibTeX

@INPROCEEDINGS{Solihin02usinga,
    author = {Yan Solihin and Jaejin Lee and Josep Torrellas},
    title = {Using a user-level memory thread for correlation prefetching},
    booktitle = {In Proceedings of the 29th Annual International Symposium on Computer Architecture},
    year = {2002},
    pages = {171--182}
}

Years of Citing Articles

Bookmark

OpenURL

Abstract

Abstract This paper introduces the idea of using a User-Level Memory Thread(ULMT) for correlation prefetching. In this approach, a user thread

Citations

745	Improving direct-mapped cache performance by the addition of a small fullyassociative cache and prefetch buffers - Jouppi - 1990
234	Prefetching using Markov Predictors - Joseph, Grunwald - 1997
171	Compiler-based prefetching for recursive data structures - LUK, MOWRY - 1996
171	Evaluating stream buffers as a secondary cache placement - Palacharla, Kessler - 1994
150	Reducing memory latency via non-blocking and prefetching caches - Chen, Baer - 1992
147	Dependence based prefetching for linked data structures - Roth, Moshovos, et al. - 1998
74	Dead-block prediction & dead-block correlating prefetchers - Lai, Falsafi - 2001
61	A prefetching technique for irregular accesses to linked data structures - KARLSSON, DAHLGREN, et al.
58	Predictor-directed stream buffers - Sherwood, Sair, et al. - 2000
37	Push vs. pull: Data movement for linked data structures. InICS - Yang, Lebeck - 2000
34	Generalized correlation based hardware prefetching - Charney, Reeves - 1995
34	Speeding up irregular applications in shared-memory multiprocessors: Memory binding and group prefetching - Zhang, Torrellas - 1995
28	A Direct execution framework for fast and accurate simulation of superscalar processors - Krishnan, Torellas - 1998
21	et al. Impulse: Building a Smarter Memory Controller - Carter, Hsieh, et al. - 1999
20	Dynamic improvements of locality in virtual memory systems - Baer, Sager - 1976
20	Distributed Predictive Cache Design for High Performance Memory Systems - Alexander, Kedem - 1996
15	Prefetching System for a Cache Having a Second Directory for Sequentially Accessed Blocks. U.S. Patent 4,807,110 - Pomerene, Puzak, et al. - 1989
9	Prefetching Linked Data Structures in Systems with Merged DRAM-Logic - Hughes - 2000
9	Multi-Chain Prefetching: Effective Exploitation of Inter-Chain Memory Parallelism for Pointer-Chasing Codes - Choi, Kim, et al. - 2001
6	Comparing Data Forwarding and Prefetching for Communication-Induced Misses in Shared-Memory MPs - Koufaty, Torrellas - 1998
5	Content-Based Prefetching: Initial Results - Cooksey, Colarelli, et al. - 2000
4	An Execution-Driven Framework forFast and Accurate Simulation of Superscalar Processors - Krishnan, Torrellas - 1998
4	der Vorst. Sparsebench: a sparse iterative benchmark - Dongarra, Eijkhout, et al. - 2001
3	Brief: NVIDIA nForce Integrated Graphics Processor (IGP) and Dynamic Adaptive Speculative Pre-Processor (DASP). http://www.nvidia.com - Technical
1	Distributed Predictive Cache Design forHigh Performance Memory Systems - Alexander, Kedem - 1996
1	Multi-Chain Prefetching: EffectiveExploitation of Inter-Chain Memory Parallelism for Pointer-Chasing Codes - Choi, Kim, et al. - 2001
1	Prefetching Using Markov Predictors.In the 24th International Symposium on Computer Architecture - Joseph, Grunwald - 1997
1	A Prefetching Techniquefor Irregular Accesses to Linked Data Structures - Karlsson, Dahlgren, et al. - 2000
1	Compiler-Based Prefetching for RecursiveData Structures - Luk, Mowry - 1996
1	R10000 Microprocessor User's Manual. Version 2.0,January 1997. [22] NVIDIA. Technical Brief: NVIDIA nForce Integrated GraphicsProcessor (IGP) and Dynamic Adaptive Speculative Pre-Processor (DASP). http://www.nvidia.com/. [23 - MIPS - 1994
1	Predictor-Directed Stream Buffers.In the 33rd International Symposium on Microarchitecture - Sherwood, Sair, et al.