Enhanced Code Compression for Embedded RISC Processors

DMCA

Enhanced Code Compression for Embedded RISC Processors (1999)

Cached

Download Links

Other Repositories/Bibliography

DBLP

by Keith D. Cooper , Nathaniel McIntosh

Citations:

112 - 2 self

BibTeX

@MISC{Cooper99enhancedcode,
    author = {Keith D. Cooper and Nathaniel McIntosh},
    title = {Enhanced Code Compression for Embedded RISC Processors},
    year = {1999}
}

OpenURL

Abstract

This paper explores compiler techniques for reducing the memory needed to load and run program executables. In embedded systems, where economic incentives to reduce both ram and rom are strong, the size of compiled code is increasingly important. Similarly, in mobile and network computing, the need to transmit an executable before running it places a premium on code size. Our work focuses on reducing the size of a program's code segment, using pattern-matching techniques to identify and coalesce together repeated instruction sequences. In contrast to other methods, our framework preserves the ability to run program executables directly, without an intervening decompression stage. Our compression framework is integrated into an industrial-strength optimizing compiler, which allows us to explore the interaction between code compression and classical code optimization techniques, and requires that we contend with the difficulties of compressing previously optimized code. The specific contributions in this paper include a comprehensive experimental evaluation of code compression for a Risc-like architecture, a more powerful pattern-matching scheme for improved identification of repeated code fragments, and a new form of profile-driven code compression that reduces the speed penalty arising from compression.

Keyphrases

enhanced code compression embedded risc processor code compression program executables intervening decompression stage powerful pattern-matching scheme compiled code new form instruction sequence profile-driven code compression classical code optimization technique pattern-matching technique speed penalty industrial-strength optimizing compiler improved identification compression framework economic incentive network computing code fragment risc-like architecture specific contribution code size code segment comprehensive experimental evaluation embedded system

DMCA