Profile-Based Energy Reduction for High-Performance Processors

Profile-Based Energy Reduction for High-Performance Processors

Cached

Download Links

by Michael Huang , Jose Renau , Josep Torrellas

Venue:	4TH. ACM WORKSHOP ON FEEDBACK DIRECTED AND DYNAMIC OPTIMIZATION (FDDO-4)
Citations:	13 - 0 self

BibTeX

@MISC{Huang_profile-basedenergy,
    author = {Michael Huang and Jose Renau and Josep Torrellas},
    title = {      Profile-Based Energy Reduction for High-Performance Processors },
    year = {}
}

Years of Citing Articles

Bookmark

OpenURL

Abstract

To reduce the energy consumption of modern processors, designers have proposed many energy-saving techniques. In many cases, these techniques are dynamically activated and deactivated. In systems that employ these techniques, to adapt to changes in application behavior, profiling can help determine how to manage the activation of techniques to improve a certain metric. In this paper

Citations

843	Wattch: A Framework for Architectural-Level Power Analysis and Optimizations - Brooks, Tiwari, et al. - 2000
230	Basic Block Distribution Analysis to Find Periodic Behavior and Simulation - Sherwood, Perelman, et al. - 2001
227	Selective Cache Ways: On-Demand Cache Resource Allocation - Albonesi - 1999
226	Pipeline Gating: Speculation Control For Energy Reduction - Manne, Klauser, et al. - 1998
190	CACTI: An Enhanced Cache Access and Cycle Time Model - Wilton, Jouppi - 1996
189	Dynamic thermal management for high-performance microprocessors - Brooks, Martonosi - 2001
169	Energy-effective issue logic - Folegnani, González - 2001
166	The filter cache: an energy efficient memory structure - Kin, Gupta, et al. - 1997
130	Memory Hierarchy Reconfiguration for Energy and Performance - Balasubramonian, Albonesi, et al. - 2000
117	Cache design tradeoffs for power and performance optimization: a case study - Su, Despain - 1995
101	Reducing power in superscalar processor caches using subbanking, multiple line buffers and bit-line segmentation, in - Ghose, Kamble - 1999
86	Power and energy reduction via pipeline balancing - Bahar, Manne - 2001
74	2001b) ‘Saving energy with architectural and frequency adaptations for multimedia applications - Hughes, Srinivasan, et al.
74	Run-time power estimation in high performance microprocessors - Joseph, Martonosi - 2001
73	Dynamic IPC/Clock Rate Optimization - Albonesi - 1998
62	A framework for dynamic energy efficiency and temperature management - Huang, Reneau, et al. - 2000
50	Dynamically managing processor temperature and power - Rohou, Smith - 1999
42	Transmeta Breaks x86 Low-Power Barrier. Microprocessor Report - Halfhill - 2000
29	An Execution-Driven Framework for Fast and Accurate Simulation of Superscalar Processors - Krishnan, Torrellas - 1998
23	et al., “Thermal Management System for High Performance - Sanchez
22	L1 Data Cache Decomposition for Energy Efficiency - HUANG, AL - 2001
18	Power-Driven Code Execution for Low Power Dissipation - Marculescu - 2000
11	Low Power Memory Design - Itoh - 1996
9	Runtime reconfiguration techniques for efficient general-purpose computation - Xu, Albonesi
7	et al. SH3: High Code Density - Hasegawa - 1995
4	III Processor Mobile Module: Mobile Module Connector 2 (MMC-2) Featuring Intel SpeedStep Technology - Pentium - 2000
3	Low Power Division and Square Root - Nannarelli - 1999
1	L1 Data Cache Decomposition for Energy-Efficient Processors - Huang, Renau, et al. - 2001