DMCA

Timing Optimization of Logic Network Using Gate Duplication (1999)

Cached

Download Links

by Chun-hong Chen , Chi-ying Tsui
Venue:In Proc. Asia and South Pacific Design Automation Conference
Citations:10 - 3 self