DMCA
High-Level Synthesis of Gracefully Degradable ASICs (1996)
Cached
Download Links
| Venue: | in Proceedings of European Design and Test Conference |
| Citations: | 8 - 1 self |
BibTeX
@INPROCEEDINGS{Chan96high-levelsynthesis,
author = {Wah Chan and Alex Orailoglu},
title = {High-Level Synthesis of Gracefully Degradable ASICs},
booktitle = {in Proceedings of European Design and Test Conference},
year = {1996},
pages = {50--54}
}
Share
 |
 |
 |
 |
||
OpenURL
Abstract
We propose a novel graceful degradation scheme, L/U reconfiguration, which can tolerate a single permanent fault in each hardware class of ASIC datapaths. In the proposed scheme, dynamic hardware rebinding and operation rescheduling are performed by a systematic perturbation of the original configuration. A high-level synthesis procedure, which automatically generates such fault-tolerant systems, is also presented. Experiments show that our reconfigurable AISC designs, as compared to optimal nonfault -tolerant designs, achieve optimal pre-reconfiguration and near-optimal post-reconfiguration speed performance. 1 Introduction Graceful degradation, a time redundancy approach [2], tolerates permanent faults by using dynamic reconfiguration. Unlike standby sparing, graceful degradation enables high levels of hardware utilization both before and after reconfiguration and demands smaller levels of interconnection. It is most suitable for applications where small chip area and superior init...
Keyphrases
gracefully degradable asics high-level synthesis nonfault tolerant design time redundancy approach dynamic hardware operation rescheduling standby sparing novel graceful degradation scheme dynamic reconfiguration introduction graceful degradation hardware class systematic perturbation permanent fault hardware utilization reconfigurable aisc design superior init near-optimal post-reconfiguration speed performance single permanent fault fault-tolerant system asic datapaths optimal pre-reconfiguration proposed scheme high-level synthesis procedure graceful degradation enables high level small chip area original configuration
