DMCA
Code Generation For Transport Triggered Architectures (1995)
Cached
Download Links
- [cardit.et.tudelft.nl]
- [cardit.et.tudelft.nl]
- DBLP
Other Repositories/Bibliography
| Venue: | In Code Generation for Embedded Processors |
| Citations: | 7 - 2 self |
BibTeX
@INPROCEEDINGS{Corporaal95codegeneration,
author = {Henk Corporaal and Jan Hoogerbrugge},
title = {Code Generation For Transport Triggered Architectures},
booktitle = {In Code Generation for Embedded Processors},
year = {1995},
pages = {240--259},
publisher = {Kluwer Academic Publishers}
}
Share
 |
 |
 |
 |
||
OpenURL
Abstract
Transport triggered architectures (TTAs) form a new class of architectures which are programmed by specifying data transports between function units. As side effect of these data transports these function units perform operations. Making these data transports visible at the architectural level contributes to the flexibility and scalability of processors. Furthermore it enables several extra code scheduling optimizations. These properties make TTAs very suitable for being applied for embedded processors. In this article we discuss TTAs, and explain how to generate efficient code for these architectures. The compiler must exploit the available instruction level parallelism inside applications by scheduling as many useful data transports per cycle as the architecture permits. The flexibility and scalability of TTAs will be demonstrated by focusing on a particular algorithm, the minimum cost contour detection algorithm. This algorithm is e.g. used in medicine to perform real-time contour d...
Keyphrases
data transport transport triggered architecture code generation several extra code embedded processor new class efficient code architectural level contributes side effect minimum cost contour detection algorithm many useful data transport particular algorithm function unit available instruction level parallelism real-time contour
