Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction

DMCA

Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction (2003)

Cached

Download Links

Other Repositories/Bibliography

DBLP

by Rakesh Kumar , Keith I. Farkas , Norman P. Jouppi , Parthasarathy Ranganathan , Dean M. Tullsen

Citations:

347 - 22 self

BibTeX

@INPROCEEDINGS{Kumar03single-isaheterogeneous,
    author = {Rakesh Kumar and Keith I. Farkas and Norman P. Jouppi and Parthasarathy Ranganathan and Dean M. Tullsen},
    title = {Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction},
    booktitle = {},
    year = {2003},
    pages = {81--92}
}

OpenURL

Abstract

This paper proposes and evaluates single-ISA heterogeneous multi-core architectures as a mechanism to reduce processor power dissipation. Our design incorporates heterogeneous cores representing different points in the power/performance design space; during an application 's execution, system software dynamically chooses the most appropriate core to meet specific performance and power requirements.

Keyphrases

single-isa heterogeneous multi-core architecture processor power reduction power requirement processor power dissipation appropriate core heterogeneous core system software specific performance different point power performance design space

DMCA