DMCA
Towards Verifying Parametrised Hardware Libraries with Relative Placement Information (2003)
| Citations: | 1 - 0 self |
BibTeX
@MISC{McKeever03towardsverifying,
author = {Steve McKeever and Wayne Luk and Arran Derbyshire},
title = {Towards Verifying Parametrised Hardware Libraries with Relative Placement Information},
year = {2003}
}
Share
 |
 |
 |
 |
||
OpenURL
Abstract
This paper presents a framework for verifying compilation tools for parametrised hardware libraries with placement information. Such libraries are captured in Pebble, a simple declarative language based on Structural VHDL, and can contain placement information to guide circuit layout. Relative placement information enables control of circuit layout at a higher level of abstraction than placement information in the form of explicit coordinates. We provide a functional specification of a procedure for compiling Pebble programs with relative placement information into Pebble programs with explicit placement coordinate information. We present an overview of the steps for verifying this procedure based on pass separation techniques. The compilation procedure can be used in conjunction with partial evaluation to optimise the size and speed of circuits described using relative placement. Our approach has been used for optimising a pattern matcher design, which results in a 33% reduction in resource usage.
Keyphrases
relative placement information hardware library placement information pebble program circuit layout functional specification compilation procedure relative placement compilation tool parametrised hardware library simple declarative language explicit coordinate pas separation technique explicit placement coordinate information pattern matcher design partial evaluation structural vhdl resource usage
