|
44
|
An Observability-Based Code Coverage Metric for Functional Simulation
– Srinivas Devadas, Abhijit Ghosh, Kurt Keutzer
- 1996
|
|
40
|
Automatic Functional Test Generation Using the Extended Finite State Machine Model
– Kwang Ting Cheng, A S Krishnakumar
- 1993
|
|
26
|
Automatic Extraction of the Control Flow Machine and Application to Evaluating Coverage of Verification Vectors
– Y Hoskote, D Moundanos, J Abraham
- 1995
|
|
18
|
Coverage-Directed Test Generation Using Symbolic Techniques
– D Geist, M Farkas, A Landver, Y Lichtenstein, S Ur, Y Wolsfthal
- 1996
|
|
38
|
Abtraction Techniques for Validation, Coverage Analysis and Test generation
– D Moundanos, J A Abraham, Y Hoskote
- 1998
|
|
29
|
I’m done simulating; Now What? Verification Coverage Analysis and Correctness Checking of the DECchip 21164
– M Kantrowitz, L Noack
- 1996
|
|
3637
|
D.A.Patterson, “Computer Architecture: A quantitative Approach”, Fourth edition
– J L Hennessy
- 2007
|
|
20
|
Micro architecture coverage directed generation of test programs
– S Ur, Y Yadin
- 1999
|
|
2605
|
Graph-based algorithms for Boolean function manipulation
– Randal E. Bryant
- 1986
|
|
130
|
Implicit State Enumeration of Finite State Machines using BDD's
– H J Touati
- 1990
|
|
101
|
An Optimization Technique for Protocol Conformance Test Generation Based on UIO Sequences and Rural Chinese Postman Tours
– Alfred V. Aho, Anton T. Dahbura, David Lee, M. Umit Uyar
- 1991
|
|
45
|
OCCOM: Efficient Computation of Observability-Based Code Coverage Metrics for Functional Verification
– Farzan Fallah, Srinivas Devadas, Kurt Keutzer
- 1998
|
|
172
|
The Verilog hardware description language
– D E Thomas, P Moorby
- 1991
|
|
29
|
Test Program Generation for Functional Verification of PowerPC Processors in IBM
– A. Aharon, Dave Goodman, Moshe Levinger, Yossi Lichtenstein, Yossi Malka, Charlotte Metzger, Moshe Molcho, Gil Shurek, Yossi Malka Charlotte Metzger
- 1995
|
|
15
|
Automatic verification of pipelined microprocessors
– V Bhagwati, S Devadas
- 1994
|
|
227
|
Test pattern generation using Boolean satisfiability
– Tracy Larrabee
- 1992
|
|
13
|
A Unified Framework for Design Validation and Manufacturing Test
– Dinos Moundanos , Jacob A. Abraham, Yatin V. Hoskote
- 1996
|
|
27
|
Generation of design verification tests from behavioral VHDL programs using path enumeration and constraint programming
– R Vemuri, R Kalyanaraman
- 1995
|
|
25
|
Testing finite state machines: Fault detection
– M Yannakakis, D Lee
- 1995
|
