A Set of Benchmarks for Modular Testing of SOCs (2002)

by Erik Jan Marinissen , Vikram Iyengar , Krishnendu Chakrabarty
Venue:ITC'02
Citations:39 - 17 self

Documents Related by Co-Citation

54 Test Wrapper and Test Access Mechanism Co-Optimization for System-on-Chip – Vikram Iyengar, Krishnendu Chakrabarty, Erik Jan Marinissen
66 A structured test reuse methodology for corebased system chips – P Varma, S Bhatia - 1998
40 Effective and efficient test architecture design for socs – S K Goel, E J Marinissen - 2002
22 On Using Rectangle Packing for SOC Wrapper/TAM Co-Optimization – Vikram Iyengar, Krishnendu Chakrabarty, Erik Jan Marinissen - 2002
72 Scheduling Test for VLSI Systems under Power Under Power Constraints – R M Chou, K K Saluja, V D Agrawal - 1997
31 Optimal Test Access Architectures for System-on-a-Chip – Krishnendu Chakrabarty - 2001
51 Testing embedded-core-based system chips – Y Zorian, E J Marinissen, S Dey - 1999
18 et al. A structured and scalable mechanism for test access to embedded reusable cores – E J Marinissen - 1998
21 Test Access Mechanism Optimization, Test Scheduling, and Tester Data Volume Reduction for System-on-Chip – Vikram Iyengar, Student Member, Krishnendu Chakrabarty, Erik Jan Marinissen, Senior Member, Senior Member - 2003
42 Wrapper design for embedded core test – Erik Jan Marinissen, Sandeep Kumar Goel, Maurice Lousberg - 2000
11 A novel reconfigurable wrapper for testing of embedded core-based socs and its associated scheduling algorithm – S Koranne - 2002
7324 Cache-oblivious algorithms – M FRIGO, C E LEISERSON, H PROKOP, S RAMACHANDRAN - 1999
31 Co-optimization of test wrapper and test access architecture for embedded cores – V Iyengar, K Chakrabarty, E J Marinissen - 2002
13 Cluster-Based Test Architecture Design for System-on-Chip – Sandeep Kumar Goel, Erik Jan Marinissen - 2002
14 On test scheduling for core-based SOC’s – S Koranne - 2002
6 et al. On concurrent test of core-based SOC design – Y Huang - 2002
24 An ILP Formulation to Optimize Test Access Mechanism in System-on-Chip Testing – Mehrdad Nourani, Christos Papachristou - 2000
16 Test Scheduling and Scan-Chain Division Under Power Constraint – Erik Larsson, Zebo Peng - 2001
16 Optimal core wrapper width selection and SOC test scheduling based on 3-D bin packing algorithm – Y Huang, S M Reddy, W-T Cheng, P Reuter, N Mukherjee, C-C Tsai, O Samman, Y Zaidan