Cacheminer: A Runtime Approach to Exploit Cache Locality on SMP (2000)

Cached

Download Links

by Yong Yan , Ieee Computer Society , Xiaodong Zhang , Senior Member , Zhao Zhang
Venue:IEEE Transactions on Parallel and Distributed Systems
Citations:11 - 2 self

Documents Related by Co-Citation

133 Using Processor Affinity in Loop Scheduling on Shared-Memory Multiprocessors – Evangelos P. Markatos, Thomas J. Leblanc - 1994
49 Thread Scheduling for Cache Locality – James Philbin, Jan Edler, Otto J. Anshus, Craig C. Douglas, Kai Li - 1996
2 The Envelope of a Digital Curve Based on Dominant Points – David E. Singh, María J. Martín, Francisco F. Rivera - 2000
29 Handling irregular problems with Fortran D — A preliminary report – R v Hanxleden - 1993
82 Improving Memory Hierarchy Performance for Irregular Applications Using Data and Computation Reorderings – John Mellor-crummey, David Whalley, Ken Kennedy - 2001
44 Localizing Non-affine Array References – Nicholas Mitchell, Larry Carter, Jeanne Ferrante - 1999
96 Avoiding Conflict Misses Dynamically in Large Direct-Mapped Caches – Brian Bershad, Dennis Lee, Theodore H. Romer, J. Bradley Chen - 1994
118 Data Transformations for Eliminating Conflict Misses – Gabriel Rivera, Chau-wen Tseng - 1998
3637 D.A.Patterson, “Computer Architecture: A quantitative Approach”, Fourth edition – J L Hennessy - 2007
344 lmbench: Portable Tools for Performance Analysis – Carl Staelin, Hewlett-packard Laboratories - 1996
7 Restructuring computations for temporal data cache locality – Venkata K. Pingali, Sally A. Mckee, Wilson C. Hsieh, John B. Carter Introduction - 2003
3 A new technique to reduce false sharing in parallel irregular codes based on distance functions,” in ISPAN – J C Pichel, D B Heras, J C Cabaleiro, F F Rivera
7 Improving the locality of the sparse matrix-vector product on shared memory multiprocessors – J C Pichel, D B Heras, J C Cabaleiro, F F Rivera - 2004
15 Hardware Profile-Guided Automatic Page Placement for ccNUMA Systems,” in PPoPP ’06 – J Marathe, F Mueller
205 The University of Florida sparse matrix collection – Timothy A. Davis - 1997
35 Power5 system microarchitecture – B Sinharoy, R N Kalla, J M Tendler, R J Eickemeyer, J B Joyner - 2005
747 Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers – Norman P. Jouppi, Of A Small Fullyassociative - 1990
43 Reuse distance as a metric for cache behavior – Kristof Beyls, Erik H. D’Hollander - 2001
275 Improving Data Locality with Loop Transformations – Kathryn S. McKinley, Steve Carr, Chau-Wen Tseng - 1996